DS21348

Manufacturer Part NumberDS21348
Description3.3V E1/T1/J1 Line Interface
ManufacturerDallas Semiconducotr
DS21348 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
Page 68/73

Download datasheet (552Kb)Embed
PrevNext
AC CHARACTERISTICS—RECEIVE SIDE
PARAMETER
RCLK Period
RCLK Pulse Width
RCLK Pulse Width
Delay RCLK to RPOS, RNEG,
PBEO, RBPV Valid
See Figure 12-9
NOTES:
1) E1 Mode.
2) T1 or J1 Mode.
3) Jitter attenuator enabled in the receive path.
4) Jitter attenuator disabled or enabled in the transmit path.
Figure 12-9 RECEIVE SIDE TIMING
RCLK
1
RCLK
2
t DD
RPOS, RNEG
bit
PBEO
error
t DD
RNEG
3
NOTES:
1) RCES = 1 (CCR2.0) or CES = 1.
2) RCES = 0 (CCR2.0) or CES = 0.
3) RNEG is in NRZ mode (CCR1.6 = 1).
SYMBOL
MIN
t
CP
t
200
CH
t
200
CL
t
150
CH
t
150
CL
t
DD
t
CL
PRBS Detector Out of Sync
BPV/
EXZ/
CV
68 of 73
= 3.3V ± 5%
(-40°C to +85°C; V
DD
TYP
MAX
UNITS
488
ns
648
ns
ns
ns
ns
ns
50
ns
t
CH
t CP
BPV/
EXZ/
CV
NOTES
1
2
3
3
4
4