mc68hc08qa24 Freescale Semiconductor, Inc, mc68hc08qa24 Datasheet - Page 27

• Manufacturer Part Number: mc68hc08qa24
• Description: M68hc08 Microcontrollers
• Manufacturer: Freescale Semiconductor, Inc

MC68HC08QA24
Freescale Semiconductor
Figure
22-1
22-2
22-3
22-4
22-5
22-6
22-7
22-8
22-9
22-10
22-11
22-12
22-13
22-14
22-15
22-16
22-17
22-18
22-19
22-20
22-21
22-22
22-23
22-24
22-25
22-26
23-1
23-2
CAN System. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 340
User Model for Message Buffer Organization . . . . . . . . . . 343
Single 32-Bit Maskable Identifier Acceptance Filter . . . . . . 346
Dual 16-Bit Maskable Acceptance Filters. . . . . . . . . . . . . . 347
Quadruple 8-Bit Maskable Acceptance Filters . . . . . . . . . . 348
Sleep Request/Acknowledge Cycle . . . . . . . . . . . . . . . . . . 352
Clocking Scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 354
Segments within the Bit Time. . . . . . . . . . . . . . . . . . . . . . . 356
Message Buffer Organization. . . . . . . . . . . . . . . . . . . . . . . 357
Receive/Transmit Message Buffer
Standard Identifier Mapping . . . . . . . . . . . . . . . . . . . . . . . . 359
Transmit Buffer Priority Register (TBPR) . . . . . . . . . . . . . . 362
MSCAN08 Control Register Struture . . . . . . . . . . . . . . . . . 363
CAN Module Control Register 0 (CMCR0). . . . . . . . . . . . . 365
CAN Module Control Register 1 (CMCR1). . . . . . . . . . . . . 367
CAN Bus Timing Register 0 (CBTR0) . . . . . . . . . . . . . . . . 368
CAN Bus Timing Register 1 (CBTR1) . . . . . . . . . . . . . . . . 369
CAN Receiver Flag Register (CRFLG). . . . . . . . . . . . . . . . 371
CAN Receiver Interrupt Enable Register (CRIER) . . . . . . . 373
CAN Transmitter Flag Register (CTFLG) . . . . . . . . . . . . . . 374
CAN Transmitter Control Register (CTCR) . . . . . . . . . . . . 375
CAN Identifier Acceptance Control Register (CIDAC) . . . . 376
CAN Receiver Error Counter Register (CRXERR). . . . . . . 378
CAN Transmit Error Counter Register (CTXERR) . . . . . . . 378
CAN Identifier Acceptance Registers (CIDAR0–CIDAR3) 379
CAN Identifier Mask Registers (CIDMR0–CIDMR3) . . . . . 381
SPI Master Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 390
SPI Slave Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 391
Extended Identifier Registers . . . . . . . . . . . . . . . . . . . .358
List of Figures
Title
Technical Data
List of Figures
Page
25