w83877atd Winbond Electronics Corp America, w83877atd Datasheet - Page 143

• Manufacturer Part Number: w83877atd
• Description: Winbond I/o
• Manufacturer: Winbond Electronics Corp America

8.2.41 Configuration Register 33 (CR33), default=00H
When the device is in Extended Function mode and EFIR is 33H, the CR33 register can be accessed
through EFDR. The bit definitions are as follows:
PM1AD7 - PM1AD2 (Bit 7 - bit 2): Base address of the power management register block PM1.
This address is the base address of PM1a_EVT_BLK in the ACPI specification. The based address
should range from 01,0000,0000
base address should be set to 0 and the based address is in the 16-byte alignment. Note that the
based address of PM1a_CNT_BLK is equal to PM1a_EVT_BLK + 4, and PM_TMR_BLK is equal to
PM1a_EVT_BLK + 8.
Bit 1 - bit 0: Reserved, fixed at 0.
8.2.42 Configuration Register 34 (CR34), default=00H
When the device is in Extended Function mode and EFIR is 34H, the CR34 register can be accessed
through EFDR. The bit definitions are as follows:
GPEAD7 - GPEAD1 (Bit7 - bit 1): Base address of the power management register block GPE.
This address is the base address of GPE0_BLK in the ACPI specification. The base address should
range from 01,0000,0000
should be set to 0 and the base address is in the 8-byte alignment. Note that the base address of
GPE1_BLK is GPE0_BLK + 4.
Bit 0: Reserved, fixed at 0.
b
7
7
to 11,1111,1000
6
6
b
to 11,1111,0000
5
5
4
4
b
,i.e., 100H ~ 3F8H, where bit 0 of the base address
3
3
- 139 -
b
,i.e., 100H ~ 3F0H, where bit 1 and bit 0 of the
2
2
1
1
0
0
Publication Release Date: April 1998
reserved
reserved
PM1AD2
PM1AD3
PM1AD4
PM1AD5
PM1AD6
PM1AD7
reserved
GPEAD1
GPEAD2
GPEAD3
GPEAD4
GPEAD5
GPEAD6
GPEAD7
W83877ATF
Version 0.51