ADC08D1000DEV NSC [National Semiconductor], ADC08D1000DEV Datasheet - Page 11

no-image

ADC08D1000DEV

Manufacturer Part Number
ADC08D1000DEV
Description
High Performance, Low Power, Dual 8-Bit, 1 GSPS A/D Converter
Manufacturer
NSC [National Semiconductor]
Datasheet
V
V
Δ V
I
Z
V
V
POWER SUPPLY CHARACTERISTICS
I
I
P
PSRR1
PSRR2
AC ELECTRICAL CHARACTERISTICS
f
f
f
t
t
t
t
t
t
t
t
t
t
t
OS
A
DR
CLK1
CLK2
CLK2
CL
CH
RS
RH
SD
RPW
LHT
HLT
OSK
SU
H
O
OS
OS
OH
OL
D
Symbol
OS
Output Offset Voltage, see Figure
1
Output Offset Voltage, see Figure
1
Output Offset Voltage Change
Between Logic Levels
Output Short Circuit Current
Differential Output Impedance
CalRun High level output
CalRun Low level output
Analog Supply Current
Output Driver Supply Current
Power Consumption
D.C. Power Supply Rejection
Ratio
A.C. Power Supply Rejection
Ratio
Maximum Input Clock Frequency Normal Mode (non DES) or DES Mode
Minimum Input Clock Frequency Normal Mode (non DES)
Minimum Input Clock Frequency DES Mode
Input Clock Duty Cycle
Input Clock Duty Cycle
Input Clock Low Time
Input Clock High Time
DCLK Duty Cycle
Reset Setup Time
Reset Hold Time
Synchronizing Edge to DCLK
Output Delay
Reset Pulse Width
Differential Low to High Transition
Time
Differential High to Low Transition
Time
DCLK to Data Output Skew
Data to DCLK Set-Up Time
DCLK to Data Hold Time
Parameter
V
V
Output+ & Output- connected to 0.8V
I
I
PD = PDQ = Low
PD = Low, PDQ = High
PD = PDQ = High
PD = PDQ = Low
PD = Low, PDQ = High
PD = PDQ = High
PD = PDQ = Low
PD = Low, PDQ = High
PD = PDQ = High
Change in Full Scale Error with change
in V
248 MHz, 50mV
200 MHz
GHz (Normal Mode) (Note 12)
500MHz
GHz (DES Mode) (Note 12)
(Note 11)
(Note 11)
(Note 11)
(Note 11)
(Note 11)
(Note 11)
10% to 90%, C
10% to 90%, C
50% of DCLK transition to 50% of Data
transition, SDR Mode
and DDR Mode, 0° DCLK (Note 11)
DDR Mode, 90° DCLK (Note 11)
DDR Mode, 90° DCLK (Note 11)
OH
OH
BG
BG
= -400uA (Note 12)
= 400uA (Note 12)
A
= Floating
= V
from 1.8V to 2.0V
A
(Note 15)
Input clock frequency
Input clock frequency
Conditions
L
L
P-P
= 2.5 pF
= 2.5 pF
11
riding on V
A
1
1
t
OD
(Note 8)
Typical
0.012
1200
1.65
0.15
800
100
660
430
200
112
200
500
500
500
150
250
250
250
±50
750
890
1.8
1.6
1.0
3.5
1.3
±1
±4
30
51
50
50
50
+ t
OSK
(Note 8)
Limits
1.97
1.27
765
508
275
157
200
200
1.5
0.3
1.0
20
80
20
80
45
55
4
Clock Cycles
www.national.com
GHz (min)
mA (max)
mA (max)
mA (max)
mA (max)
W (max)
W (max)
ps (max)
% (max)
% (max)
% (max)
(Limits)
ps (min)
ps (min)
% (min)
% (min)
% (min)
Ohms
Units
(min)
MHz
MHz
mW
mV
mV
mV
mA
mA
mA
dB
dB
ps
ps
ps
ps
ns
ns
V
V

Related parts for ADC08D1000DEV