S9S12G96F0CLL Freescale Semiconductor, S9S12G96F0CLL Datasheet - Page 291

no-image

S9S12G96F0CLL

Manufacturer Part Number
S9S12G96F0CLL
Description
16-bit Microcontrollers - MCU 16BIT 96K FLASH
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12G96F0CLL

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
25 MHz
Program Memory Size
96 KB
Data Ram Size
8 KB
On-chip Adc
Yes
Operating Supply Voltage
5 V
Operating Temperature Range
- 40 C to + 85 C
Package / Case
LQFP-100
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12G96F0CLL
Manufacturer:
FREESCALE
Quantity:
1 800
Part Number:
S9S12G96F0CLL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S12G96F0CLL
Manufacturer:
FREESCALE
Quantity:
1 800
7.3.2.1
Register Global Address 0x3_FF01
1
2
Read: All modes through BDM operation when not secured
Write: All modes through BDM operation when not secured, but subject to the following:
Freescale Semiconductor
Special Single-Chip Mode
0x3_FF0A
0x3_FF0B
0x3_FF08
0x3_FF09
Address
ENBDM is read as 1 by a debugging environment in special single chip mode when the device is not secured or secured but
fully erased (Flash). This is because the ENBDM bit is set by the standard BDM firmware before a BDM command can be fully
transmitted and executed.
UNSEC is read as 1 by a debugging environment in special single chip mode when the device is secured and fully erased,
else it is 0 and can only be read if not secure (see also bit description).
Global
— ENBDM should only be set via a BDM hardware command if the BDM firmware commands
— BDMACT can only be set by BDM hardware upon entry into BDM. It can only be cleared by
All Other Modes
are needed. (This does not apply in special single chip mode).
the standard BDM firmware lookup table upon exit from BDM active mode.
BDMPPR
Reserved
Reserved
Reserved
Register
BDM Status Register (BDMSTS)
Name
Reset
W
R
W
W
W
W
R
R
R
R
ENBDM
0
BPAE
0
0
7
Bit 7
1
Figure 7-2. BDM Register Summary (continued)
X
0
0
0
Figure 7-3. BDM Status Register (BDMSTS)
MC9S12G Family Reference Manual, Rev.1.23
= Unimplemented, Reserved
= Always read zero
BDMACT
= Unimplemented, Reserved
= Indeterminate
1
0
6
6
0
0
0
0
0
0
0
5
5
0
0
0
0
SDV
0
0
4
4
0
0
0
0
TRACE
BPP3
0
0
3
3
0
0
0
0
Background Debug Module (S12SBDMV1)
= Implemented (do not alter)
= Implemented (do not alter)
= Always read zero
BPP2
0
0
0
2
2
0
0
0
UNSEC
BPP1
0
0
1
1
0
0
0
2
BPP0
Bit 0
0
0
0
0
0
0
0
293

Related parts for S9S12G96F0CLL