S9S12G96F0CLL Freescale Semiconductor, S9S12G96F0CLL Datasheet - Page 640

no-image

S9S12G96F0CLL

Manufacturer Part Number
S9S12G96F0CLL
Description
16-bit Microcontrollers - MCU 16BIT 96K FLASH
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12G96F0CLL

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
25 MHz
Program Memory Size
96 KB
Data Ram Size
8 KB
On-chip Adc
Yes
Operating Supply Voltage
5 V
Operating Temperature Range
- 40 C to + 85 C
Package / Case
LQFP-100
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12G96F0CLL
Manufacturer:
FREESCALE
Quantity:
1 800
Part Number:
S9S12G96F0CLL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S12G96F0CLL
Manufacturer:
FREESCALE
Quantity:
1 800
Pulse-Width Modulator (S12PWM8B8CV2)
1
2
19.3.2.1
Each PWM channel has an enable bit (PWMEx) to start its waveform output. When any of the PWMEx
bits are set (PWMEx = 1), the associated PWM output is enabled immediately. However, the actual PWM
waveform is not available on the associated PWM output until its clock source begins its next cycle due to
the synchronization of PWMEx and the clock source.
An exception to this is when channels are concatenated. Once concatenated mode is enabled (CONxx bits
set in PWMCTL register), enabling/disabling the corresponding 16-bit PWM channel is controlled by the
low order PWMEx bit. In this case, the high order bytes PWMEx bits have no effect and their
corresponding PWM output lines are disabled.
While in run mode, if all existing PWM channels are disabled (PWMEx–0 = 0), the prescaler counter shuts
off for power savings.
Read: Anytime
Write: Anytime
642
Module Base + 0x0000
RESERVED
RESERVED
RESERVED
Register
The related bit is available only if corresponding channel exists.
The register is available only if corresponding channel exists.
0x0025
0x0026
0x0027
Reset
Name
W
R
PWME7
W
W
W
R
R
R
PWM Enable Register (PWME)
0
7
The first PWM cycle after enabling the channel can be irregular.
Bit 7
0
0
0
Figure 19-2. The scalable PWM Register Summary (Sheet 1 of 4)
PWME6
0
6
= Unimplemented or Reserved
6
0
0
0
Figure 19-3. PWM Enable Register (PWME)
MC9S12G Family Reference Manual,
PWME5
0
5
5
0
0
0
PWME4
NOTE
0
4
4
0
0
0
PWME3
0
3
3
0
0
0
Rev.1.23
PWME2
0
2
2
0
0
0
PWME1
Freescale Semiconductor
0
1
1
0
0
0
PWME0
Bit 0
0
0
0
0
0

Related parts for S9S12G96F0CLL