S9S12G96F0CLL Freescale Semiconductor, S9S12G96F0CLL Datasheet - Page 698

no-image

S9S12G96F0CLL

Manufacturer Part Number
S9S12G96F0CLL
Description
16-bit Microcontrollers - MCU 16BIT 96K FLASH
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12G96F0CLL

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
25 MHz
Program Memory Size
96 KB
Data Ram Size
8 KB
On-chip Adc
Yes
Operating Supply Voltage
5 V
Operating Temperature Range
- 40 C to + 85 C
Package / Case
LQFP-100
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12G96F0CLL
Manufacturer:
FREESCALE
Quantity:
1 800
Part Number:
S9S12G96F0CLL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S12G96F0CLL
Manufacturer:
FREESCALE
Quantity:
1 800
Serial Communication Interface (S12SCIV5)
20.4.8
In loop operation the transmitter output goes to the receiver input. The RXD pin is disconnected from the
SCI.
Enable loop operation by setting the LOOPS bit and clearing the RSRC bit in SCI control register 1
(SCICR1). Setting the LOOPS bit disables the path from the RXD pin to the receiver. Clearing the RSRC
bit connects the transmitter output to the receiver input. Both the transmitter and receiver must be enabled
(TE = 1 and RE = 1).
20.5
20.5.1
See
20.5.2
20.5.2.1
Normal mode of operation.
To initialize a SCI transmission, see
20.5.2.2
SCI operation in wait mode depends on the state of the SCISWAI bit in the SCI control register 1
(SCICR1).
700
Section 20.3.2, “Register
If SCISWAI is clear, the SCI operates normally when the CPU is in wait mode.
If SCISWAI is set, SCI clock generation ceases and the SCI module enters a power-conservation
state when the CPU is in wait mode. Setting SCISWAI does not affect the state of the receiver
enable bit, RE, or the transmitter enable bit, TE.
Initialization/Application Information
Loop Operation
Reset Initialization
Modes of Operation
Run Mode
Wait Mode
In single-wire operation data from the TXD pin is inverted if RXPOL is set.
In loop operation data from the transmitter is not recognized by the receiver
if RXPOL and TXPOL are not the same.
Figure 20-31. Loop Operation (LOOPS = 1, RSRC = 0)
Descriptions”.
MC9S12G Family Reference Manual,
Transmitter
Receiver
Section 20.4.5.2, “Character
NOTE
NOTE
Transmission”.
Rev.1.23
RXD
TXD
Freescale Semiconductor

Related parts for S9S12G96F0CLL