S9S12G96F0CLL Freescale Semiconductor, S9S12G96F0CLL Datasheet - Page 593

no-image

S9S12G96F0CLL

Manufacturer Part Number
S9S12G96F0CLL
Description
16-bit Microcontrollers - MCU 16BIT 96K FLASH
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12G96F0CLL

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
25 MHz
Program Memory Size
96 KB
Data Ram Size
8 KB
On-chip Adc
Yes
Operating Supply Voltage
5 V
Operating Temperature Range
- 40 C to + 85 C
Package / Case
LQFP-100
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12G96F0CLL
Manufacturer:
FREESCALE
Quantity:
1 800
Part Number:
S9S12G96F0CLL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S12G96F0CLL
Manufacturer:
FREESCALE
Quantity:
1 800
18.3.2.4
The CANBTR1 register configures various CAN bus timing parameters of the MSCAN module.
1
1
Freescale Semiconductor
Module Base + 0x0003
TSEG2[2:0]
TSEG1[3:0]
Read: Anytime
Write: Anytime in initialization mode (INITRQ = 1 and INITAK = 1)
In this case, PHASE_SEG1 must be at least 2 time quanta (Tq).
SAMP
Field
6-4
3-0
7
Reset:
W
R
Sampling — This bit determines the number of CAN bus samples taken per bit time.
0 One sample per bit.
1 Three samples per bit
If SAMP = 0, the resulting bit value is equal to the value of the single bit positioned at the sample point. If
SAMP = 1, the resulting bit value is determined by using majority rule on the three total samples. For higher bit
rates, it is recommended that only one sample is taken per bit time (SAMP = 0).
Time Segment 2 — Time segments within the bit time fix the number of clock cycles per bit time and the location
of the sample point (see
Table
Time Segment 1 — Time segments within the bit time fix the number of clock cycles per bit time and the location
of the sample point (see
Table
MSCAN Bus Timing Register 1 (CANBTR1)
SAMP
0
7
18-9.
18-10.
BRP5
0
0
0
0
1
:
Figure 18-7. MSCAN Bus Timing Register 1 (CANBTR1)
TSEG22
BRP4
0
0
0
0
1
Table 18-8. CANBTR1 Register Field Descriptions
:
6
0
MC9S12G Family Reference Manual, Rev.1.23
1
Figure
Figure
.
BRP3
0
0
0
0
1
:
Table 18-7. Baud Rate Prescaler
TSEG21
18-44). Time segment 2 (TSEG2) values are programmable as shown in
18-44). Time segment 1 (TSEG1) values are programmable as shown in
0
5
BRP2
0
0
0
0
1
:
TSEG20
BRP1
4
0
0
0
1
1
1
:
Description
Freescale’s Scalable Controller Area Network (S12MSCANV3)
BRP0
TSEG13
0
1
0
1
1
:
0
3
TSEG12
Prescaler value (P)
2
0
64
1
2
3
4
:
Access: User read/write
TSEG11
0
1
TSEG10
0
0
595
1

Related parts for S9S12G96F0CLL