DS26528DK Maxim Integrated Products, DS26528DK Datasheet - Page 30

• Manufacturer Part Number: DS26528DK
• Description: KIT DESIGN FOR DS26528
• Manufacturer: Maxim Integrated Products

Specifications of DS26528DK

• Main Purpose: Telecom, Framer and Line Interface Units (LIUs)
• Utilized Ic / Part: G575DS26528
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Secondary Attributes: -
• Embedded: -
• Primary Attributes: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

8.4
8.4.1 Example Device Initialization Sequence
STEP 1: Reset the device by pulling the RESETB pin low, applying power to the device, or by using the software
reset bits outlined in Section 8.3. Clear all reset bits. Allow time for the reset recovery.
STEP 2: Check the device ID in the Device Identification register (IDR).
STEP 3: Write the
this write with at least a 300ns delay to allow the clock system to properly adjust.
STEP 4: Write the entire remainder of the register space for each port with 00h, including reserved register
locations.
STEP 5: Choose T1/J1 or E1 operation for the framers by configuring the T1/E1 bit in the
registers for each framer. Set the FRM_EN bit to 1 in the
signaling in E1 mode, program the
Control registers (TCR1:TCR4). Configure the Framer Receive Control registers
T1RCR2/E1RCR2, RCR3). Configure other framer features as appropriate.
STEP 6: Choose T1/J1 or E1 operation for the LIUs by configuring the T1J1E1S bit in the
Configure the line build-out for each LIU. Configure other LIU features as appropriate. Set the TE bit to turn on the
TTIP and TRING outputs.
STEP 7: Configure the elastic stores, HDLC controller, and BERT as needed.
STEP 8: Set the INIT_DONE bit in the
8.5
All eight framers share a common microprocessor port. All ports share a common MCLK, and there is a common
software-configurable BPCLK output. A set of global registers are located at 0F0h–0FFh and include global resets,
global interrupt status, interrupt masking, clock configuration, and the device ID registers. See the global register
definitions in
8.6
Each port has an associated framer, LIU, BERT, jitter attenuator, and transmit/receive HDLC controller. Each of the
per-port functions has its own register space.
8.7
Figure 8-2
information registers and mask bits to the interrupt pin. When an interrupt occurs, the host can read the global
interrupt information registers GFISR, GLISR, and
interrupt(s). The host can then read the specific transceiver’s interrupt information registers (TIIR, RIIR) and the
latched status registers (LLSR, BLSR) to further identify the source of the interrupt(s). If
the host will then read the transmit-latched status or the receive-latched status registers for the source of the
interrupt. All interrupt information register bits are real-time bits that clear once the appropriate interrupt has been
serviced and cleared, as long as no additional, unmasked interrupt condition is present in the associated status
register. The host must clear all latched status bits by writing a 1 to the bit location of the interrupt condition that
has been serviced. Latched status bits that have been masked by the interrupt mask registers are masked from the
interrupt information registers. The interrupt mask register bits prevent individual latched status conditions from
generating an interrupt, but they do not prevent the latched status bits from being set. Therefore, when servicing
interrupts, the user should XOR the latched status with the associated interrupt mask in order to exclude bits for
which the user wished to prevent interrupt service. This architecture allows the application host to periodically poll
the latched status bits for noninterrupt conditions, while using only one set of registers.
Initialization and Configuration
Global Resources
Per-Port Resources
Device Interrupts
diagrams the flow of interrupt conditions from their source status bits through the multiple levels of
Table
GTCCR
9-2. A common JTAG controller is used.
register to correctly configure the system clocks. If supplying a 1.544MHz MCLK, follow
E1TAF
TMMR
and
and
RMMR
E1TNAF
GBISR
30 of 276
registers for each framer.
to identify which of the eight transceivers is causing the
TMMR
registers as required. Configure the framer Transmit
and
RMMR
DS26528 Octal T1/E1/J1 Transceiver
registers. If using software transmit
TIIR
(RCR1 (T1)/RCR1
or
TMMR
RIIR
LTRCR
is the source,
and
register.
RMMR
(E1),