HD6417708SF60 Renesas Electronics America, HD6417708SF60 Datasheet - Page 105

• Manufacturer Part Number: HD6417708SF60
• Description: IC SUPERH MPU ROMLESS 144LQFP
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7700r

Specifications of HD6417708SF60

• Core Processor: SH-2
• Core Size: 32-Bit
• Speed: 60MHz
• Connectivity: EBI/EMI, SCI, SmartCard
• Peripherals: POR, WDT
• Number Of I /o: 8
• Program Memory Type: ROMless
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 144-LQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Ram Size: -
• Program Memory Size: -
• Data Converters: -

All exceptions other than a reset are detected in the pipeline ID stage, and accepted on instruction
boundaries. However, an exception is not accepted between a delayed branch instruction and the
delay slot. A re-execution type exception detected in a delay slot is accepted before execution of
the delayed branch instruction. A completion type exception detected in a delayed branch
instruction or delay slot is accepted after execution of the delayed branch instruction. The delay
WB
MA
EX
ID
IF
Pipeline Sequence:
Instruction n
Instruction n + 1
Instruction n + 2
Detection Order:
TLB miss (instruction n+1)
TLB miss (instruction n) and RIE (instruction n + 2) = simultaneous detection
Handling Order:
TLB miss (instruction n)
Re-execution of instruction n
TLB miss (instruction n + 1)
Re-execution of instruction n + 1
RIE (instruction n + 2)
= Write back
= Instruction fetch
= Instruction decode
= Instruction execution
= Memory access
Figure 4.2 Example of Acceptance Order of General Exceptions
IF
ID
IF
TLB miss (instruction access)
EX
ID
IF
MA
EX
Program Order:
TLB miss (data access)
ID
RIE (reserved instruction exception)
WB
MA
EX
1
2
3
WB
MA
WB
85