HD6417708SF60 Renesas Electronics America, HD6417708SF60 Datasheet - Page 397

IC SUPERH MPU ROMLESS 144LQFP

HD6417708SF60

Manufacturer Part Number
HD6417708SF60
Description
IC SUPERH MPU ROMLESS 144LQFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7700r
Datasheet

Specifications of HD6417708SF60

Core Processor
SH-2
Core Size
32-Bit
Speed
60MHz
Connectivity
EBI/EMI, SCI, SmartCard
Peripherals
POR, WDT
Number Of I /o
8
Program Memory Type
ROMless
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Ram Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417708SF60
Manufacturer:
HITACHI
Quantity:
2 400
Part Number:
HD6417708SF60
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417708SF60
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD6417708SF60
Manufacturer:
HIT
Quantity:
330
Part Number:
HD6417708SF60I
Manufacturer:
ACCMICRO
Quantity:
144
Part Number:
HD6417708SF60V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417708SF60V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Figure 13.9 shows an example of communication among processors using the multiprocessor
format.
Communication Formats: Four formats are available. Parity-bit settings are ignored when the
multiprocessor format is selected. For details see table 13.11.
Clock: See the description in the asynchronous mode section.
Transmitting Multiprocessor Serial Data: Figure 13.10 shows a sample flowchart for
transmitting multiprocessor serial data. The procedure for transmitting multiprocessor serial data
is:
1. SCI status check and transmit data write: Read the serial status register (SCSSR), check that
2. To continue transmitting serial data: Read the TDRE bit to check whether it is safe to write (if
3. To output a break at the end of serial transmission: Set the SPB0DT bit in the SCSPTR register
Serial
the TDRE bit is 1, then write transmit data in the transmit data register (SCTDR). Also set
MPBT (multiprocessor bit transfer) to 0 or 1 in SCSSR. Finally, clear TDRE to 0.
it reads 1); if so, write data in SCTDR, then clear TDRE to 0.
to 0, set SPB0IO to 1, then clear TE to 0 in SCSCR.
data
Figure 13.9 Communication Among Processors Using Multiprocessor Format
Transmitting
MPB: Multiprocessor bit
Receiving
station A
(ID = 01)
station
(Example: Sending Data H'AA to Receiving Processor A)
specifies receiving station
ID transmit cycle =
H'01
Receiving
(MPB = 1)
station B
(ID = 02)
Serial communication circuit
receiving station specified
Data transmit cycle =
data transmission to
Receiving
station C
(ID = 03)
H'AA
by ID
(MPB = 0)
Receiving
(ID = 04)
station D
377

Related parts for HD6417708SF60