UPD78F0555MA-FAA-AX Renesas Electronics America, UPD78F0555MA-FAA-AX Datasheet - Page 219

no-image

UPD78F0555MA-FAA-AX

Manufacturer Part Number
UPD78F0555MA-FAA-AX
Description
MCU 8BIT 16-SSOP
Manufacturer
Renesas Electronics America
Series
78K0/Kx2-Lr
Datasheet

Specifications of UPD78F0555MA-FAA-AX

Core Processor
78K/0
Core Size
8-Bit
Speed
10MHz
Connectivity
I²C, LIN, UART/USART
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
9
Program Memory Size
4KB (4K x 8)
Program Memory Type
FLASH
Ram Size
384 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
78K0/Kx2-L
R01UH0028EJ0400 Rev.4.00
Sep 27, 2010
The fastest instruction can be executed in 2 clocks of the CPU clock in the 78K0/Kx2-L microcontrollers. Therefore,
the relationship between the CPU clock (f
Address: FFFBH
Symbol
PCC
Notes 1. Bit 5 is read-only.
Cautions 1. Be sure to clear bits 3 and 7 to “0”.
Remark
CLS
CSS
2. XTSTART is used in combination with EXCLKS and OSCSELS (bits 5 and 4 of the clock
7
0
0
1
0
1
After reset: 01H
2. The peripheral hardware clock (f
f
f
operation mode select register (OSCCTL)). Refer to (3) Setting of operation mode for
subsystem clock pin.
XP
SUB
Figure 5-6. Format of Processor Clock Control Register (PCC)
:
is set.
: Subsystem clock oscillation frequency
XTSTART
Main system clock
Subsystem clock
Main system clock oscillation frequency
PCC2
Other than above
6
0
0
0
0
1
0
0
0
0
1
Note 2
R/W
CPU
PCC1
CLS
Note 1
<5>
0
0
1
1
0
0
0
1
1
0
) and the minimum instruction execution time is as shown in Table 5-2.
(78K0/KC2-L)
PCC0
CSS
<4>
0
1
0
1
0
0
1
0
1
0
CPU clock status
PRS
f
f
f
f
f
f
Setting prohibited
XP
XP
XP
XP
XP
SUB
) is not divided when the division ratio of the PCC
/2 (default)
/2
/2
/2
/2
2
3
4
3
0
CPU clock (f
CHAPTER 5 CLOCK GENERATOR
PCC2
2
CPU
) selection
PCC1
1
PCC0
0
205

Related parts for UPD78F0555MA-FAA-AX