HD64F2623FA20J Renesas Electronics America, HD64F2623FA20J Datasheet - Page 569

IC H8S MCU FLASH 256K 100-QFP

HD64F2623FA20J

Manufacturer Part Number
HD64F2623FA20J
Description
IC H8S MCU FLASH 256K 100-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2623FA20J

Core Processor
H8S/2600
Core Size
16-Bit
Speed
20MHz
Connectivity
CAN, SCI, SmartCard
Peripherals
POR, PWM, WDT
Number Of I /o
53
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 16x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2623FA20J
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2623FA20J
Manufacturer:
HIT
Quantity:
1 000
Part Number:
HD64F2623FA20J
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD64F2623FA20JV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Bit 11—Transmit Overload Warning Interrupt Flag (IRR3): Status flag indicating the error
warning state caused by the transmit error counter.
Bit 10—Remote Frame Request Interrupt Flag (IRR2): Status flag indicating that a remote
frame has been received in a mailbox (buffer).
Bit 9—Receive Message Interrupt Flag (IRR1): Status flag indicating that a mailbox (buffer)
receive message has been received normally.
Bit 11
IRR3
0
1
Bit 10
IRR2
0
1
Bit 9
IRR1
0
1
Description
[Clearing condition]
Writing 1
Error warning state caused by transmit error
[Setting condition]
When TEC
Description
[Clearing condition]
Clearing of all bits in RFPR (remote request register) of mailbox for which receive
interrupt requests are enabled by MBIMR
Remote frame received and stored in mailbox
[Setting conditions]
When remote frame reception is completed, when corresponding
MBIMR = 0
Description
[Clearing condition]
Clearing of all bits in RXPR (receive complete register) of mailbox for which receive
interrupt requests are enabled by MBIMR
Data frame or remote frame received and stored in mailbox
[Setting conditions]
When data frame or remote frame reception is completed, when corresponding
MBIMR = 0
96
Section 15 Controller Area Network (HCAN)
Rev. 5.00 Jan 10, 2006 page 543 of 1042
REJ09B0275-0500
(Initial value)
(Initial value)
(Initial value)

Related parts for HD64F2623FA20J