ATTINY861A-SU Atmel, ATTINY861A-SU Datasheet - Page 93

• Manufacturer Part Number: ATTINY861A-SU
• Description: IC, MCU, 8BIT, 8K FLASH, 20SOIC
• Manufacturer: Atmel

Specifications of ATTINY861A-SU

• Controller Family/series: ATtiny
• No. Of I/o's: 16
• Eeprom Memory Size: 512Byte
• Ram Memory Size: 512Byte
• Cpu Speed: 20MHz
• No.: RoHS Compliant
• Core Size: 8bit
• Program Memory Size: 8KB
• Oscillator Type: External, Internal
• Rohs Compliant: Yes

12.5.1
12.5.2
12.5.3
8197B–AVR–01/10
Force Output Compare
Compare Match Blocking by TCNT1 Write
Using the Output Compare Unit
metrical PWM pulses, thereby making the output glitch-free. See
During the time between the write and the update operation, a read from OCR1A, OCR1B,
OCR1C or OCR1D will read the contents of the temporary location. This means that the most
recently written value always will read out of OCR1A, OCR1B, OCR1C or OCR1D.
Figure 12-6. Effects of Unsynchronized OCR Latching
In non-PWM waveform generation modes, the match output of the comparator can be forced by
writing a one to the Force Output Compare (FOC1x) bit. Forcing Compare Match will not set the
OCF1x Flag or reload/clear the timer, but the Waveform Output (OCW1x) will be updated as if a
real Compare Match had occurred (the COM1x1:0 bits settings define whether the Waveform
Output (OCW1x) is set, cleared or toggled).
All CPU write operations to the TCNT1 Register will block any Compare Match that occur in the
next timer clock cycle, even when the timer is stopped. This feature allows OCR1x to be initial-
ized to the same value as TCNT1 without triggering an interrupt when the Timer/Counter clock is
enabled.
Since writing TCNT1 in any mode of operation will block all Compare Matches for one timer
clock cycle, there are risks involved when changing TCNT1 when using the Output Compare
Unit, independently of whether the Timer/Counter is running or not. If the value written to TCNT1
equals the OCR1x value, the Compare Match will be missed, resulting in incorrect waveform
generation. Similarly, do not write the TCNT1 value equal to BOTTOM when the counter is
down-counting.
The setup of the Waveform Output (OCW1x) should be performed before setting the Data Direc-
tion Register for the port pin to output. The easiest way of setting the OCW1x value is to use the
Force Output Compare (FOC1x) strobe bits in Normal mode. The OC1x keeps its value even
when changing between Waveform Generation modes.
Be aware that the COM1x1:0 bits are not double buffered together with the compare value.
Changing the COM1x1:0 bits will take effect immediately.
Unsynchronized WFnx Latch
Synchronized WFnx Latch
Compare Value changes
Compare Value changes
Glitch
Figure 12-6
Counter Value
Compare Value
Output Compare
Waveform OCWnx
Counter Value
Compare Value
Output Compare
Wafeform OCWnx
for an example.
93