UPD78F0535GB(T)-UEU-A NEC, UPD78F0535GB(T)-UEU-A Datasheet - Page 442
UPD78F0535GB(T)-UEU-A
Manufacturer Part Number
UPD78F0535GB(T)-UEU-A
Description
8BIT MCU, 60K FLASH, 3KB RAM, LQFP
Manufacturer
NEC
Datasheet
1.UPD78F0535GBT-UEU-A.pdf
(773 pages)
Specifications of UPD78F0535GB(T)-UEU-A
Controller Family/series
UPD78
No. Of I/o's
55
Ram Memory Size
3KB
Cpu Speed
20MHz
No. Of Timers
8
No. Of Pwm
RoHS Compliant
Core Size
8bit
Program Memory Size
60KB
Oscillator Type
External, Internal
- Current page: 442 of 773
- Download datasheet (6Mb)
17.5.9 Address match detection method
address.
address has been set to slave address register 0 (SVA0) and when the address set to SVA0 matches the slave
address sent by the master device, or when an extension code has been received.
17.5.10 Error detection
(IIC0) of the transmitting device, so the IIC0 data prior to transmission can be compared with the transmitted IIC0 data
to enable detection of transmission errors. A transmission error is judged as having occurred when the compared
data values do not match.
442
(1) During address transmission/reception
(2) During data reception
(3) During data transmission
(4) Wait cancellation method
(5) Stop condition detection
In I
Address match can be detected automatically by hardware. An interrupt request (INTIIC0) occurs when a local
In I
2
2
C bus mode, the status of the serial data bus (SDA0) during data transmission is captured by IIC shift register 0
C bus mode, the master device can select a particular slave device by transmitting the corresponding slave
• Slave device operation:
• Master device operation: Interrupt and wait timing occur at the falling edge of the ninth clock regardless of
• Master/slave device operation: Interrupt and wait timing are determined according to the WTIM0 bit.
• Master/slave device operation: Interrupt and wait timing are determined according to the WTIM0 bit.
The four wait cancellation methods are as follows.
• Writing data to IIC shift register 0 (IIC0)
• Setting bit 5 (WREL0) of IIC control register 0 (IICC0) (canceling wait)
• Setting bit 1 (STT0) of IIC0 register (generating start condition)
• Setting bit 0 (SPT0) of IIC0 register (generating stop condition)
When an 8-clock wait has been selected (WTIM0 = 0), the presence/absence of ACK generation must be
determined prior to wait cancellation.
INTIIC0 is generated when a stop condition is detected (only when SPIE0 = 1).
Note Master only.
Notes 1 and 2 above, regardless of the WTIM0 bit.
the WTIM0 bit.
Interrupt and wait timing are determined depending on the conditions described in
CHAPTER 17 SERIAL INTERFACE IIC0
User’s Manual U17260EJ6V0UD
Note
Note
Related parts for UPD78F0535GB(T)-UEU-A
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
16/8 bit single-chip microcomputer
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
Dual audio power amp circuit
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
Dual comparator
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
MOS type composite field effect transistor
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
50 V/100 mA FET array incorporating 2 N-ch MOSFETs
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
6-pin small MM high-frequency double transistor
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
6-pin small MM high-frequency double transistor
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
6-pin small MM high-frequency double transistor
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
6-pin small MM high-frequency double transistor
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
Twin transistors equipped with different model chips(6P small MM)
Manufacturer:
NEC
Datasheet:
Part Number:
Description:
Bipolar analog integrated circuit
Manufacturer:
NEC
Datasheet: