EP3C16F256I7 Altera, EP3C16F256I7 Datasheet - Page 122
EP3C16F256I7
Manufacturer Part Number
EP3C16F256I7
Description
Cyclone III
Manufacturer
Altera
Datasheet
1.EP3C16F256I7.pdf
(582 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP3C16F256I7
Manufacturer:
ALTERA
Quantity:
20 000
Company:
Part Number:
EP3C16F256I7N
Manufacturer:
IR
Quantity:
14 520
Company:
Part Number:
EP3C16F256I7N
Manufacturer:
ALTERA31
Quantity:
214
Part Number:
EP3C16F256I7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- Current page: 122 of 582
- Download datasheet (7Mb)
Clock Networks and PLLs in Cyclone III Devices
Figure 6–12. Phase Relationship between PLL Clocks in No Compensation Mode
Notes to
(1)
(2)
6–22
Cyclone III Device Handbook, Volume 1
Internal clocks fed by the PLL are phase-aligned to each other.
The PLL clock outputs can lead or lag the PLL input clocks.
Figure
6–12:
The source-synchronous mode compensates for delay of the clock
network used plus any difference in the delay between these two paths:
■
■
1
No Compensation Mode
In the no compensation mode, the PLL does not compensate for any clock
networks. This provides better jitter performance because the clock
feedback into the PFD does not pass through as much circuitry. Both the
PLL internal and external clock outputs are phase shifted with respect to
the PLL clock input.
relationship of the PLL clock in this mode.
Data pin to I/O element register input
Clock input pin to the PLL PFD input
Set the input pin to the register delay chain within the I/O
element to zero in the Quartus II software for all data pins
clocked by a source-synchronous mode PLL. Also, all data pins
must use the PLL COMPENSATED logic option in the
Quartus II software.
Figure 6–12
shows a waveform example of the phase
Altera Corporation- Preliminary
Notes
(1),
(2)
March 2007
Related parts for EP3C16F256I7
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: