FW82801DBM S L6DN Intel, FW82801DBM S L6DN Datasheet - Page 506
![no-image](/images/manufacturer_photos/0/3/336/intel_sml.jpg)
FW82801DBM S L6DN
Manufacturer Part Number
FW82801DBM S L6DN
Description
Manufacturer
Intel
Datasheet
1.FW82801DBM_S_L6DN.pdf
(615 pages)
Specifications of FW82801DBM S L6DN
Lead Free Status / RoHS Status
Not Compliant
- Current page: 506 of 615
- Download datasheet (16Mb)
AC ’97 Audio Controller Registers (D31:F5)
14.2.4
506
x_SR—Status Register
I/O Address:
Default Value:
Lockable:
Software can read the registers at offsets 04h, 05h, and 06h simultaneously by performing a single,
32-bit read from address offset 04h. Software can also read this register individually by doing a
single, 16-bit read to offset 06h. Reads across DWord boundaries are not supported.
15:5
Bit
4
3
2
1
0
Reserved.
FIFO Error (FIFOE) — R/WC.
0 = Software clears this bit by writing a 1 to this bit position.
1 = FIFO error occurs.
The ICH4 will set the FIFOE bit if the under-run or overrun occurs when there are more valid buffers
to process.
Buffer Completion Interrupt Status (BCIS) — R/WC.
0 = Software clears this bit by writing a 1 to this bit position.
1 = Set by the hardware after the last sample of a buffer has been processed, AND if the Interrupt
Last Valid Buffer Completion Interrupt (LVBCI) — R/WC.
0 = Software clears this bit by writing a 1 to this bit position.
1 = Last valid buffer has been processed. It remains active until cleared by software. This bit
Current Equals Last Valid (CELV) — RO.
0 = Cleared by hardware when controller exists state (i.e., until a new value is written to the LVI
1 = Current Index is equal to the value in the Last Valid Index Register, and the buffer pointed to by
DMA Controller Halted (DCH) — RO.
0 = Running.
1 = Halted. This could happen because of the Start/Stop bit being cleared and the DMA engines
on Completion (IOC) bit is set in the command byte of the buffer descriptor. It remains active
until cleared by software.
indicates the occurrence of the event signified by the last valid buffer being processed. Thus,
this is an event status bit that can be cleared by software once this event has been
recognized. This event will cause an interrupt if the enable bit in the Control Register is set.
The interrupt is cleared when the software clears this bit.
In the case of Transmits (PCM out, Modem out) this bit is set, after the last valid buffer has
been fetched (not after transmitting it). While in the case of Receives , this bit is set after the
data for the last buffer has been written to memory.
register.)
the CIV has been processed (i.e., after the last valid buffer has been processed). This bit is
very similar to bit 2, except this bit reflects the state rather than the event. This bit reflects the
state of the controller, and remains set until the controller exits this state.
are idle, or it could happen once the controller has processed the last valid buffer.
• PISR Register: FIFO error indicates a FIFO overrun. The FIFO pointers do not increment,
• POSR Register: FIFO error indicates a FIFO underrun. The sample transmitted in this case
NABMBAR + 06h (PISR),
0001h
NABMBAR + 16h (POSR),
NABMBAR + 26h (MCSR)
MBBAR + 46h (MC2SR)
MBBAR + 56h (PI2SR)
MBBAR + 66h (SPSR)
No
the incoming data is not written into the FIFO, thus is lost.
should be the last valid sample.
Description
Attribute:
Size:
Power Well:
Intel
®
82801DBM ICH4-M Datasheet
R/WC, RO
16 bits
Core
Related parts for FW82801DBM S L6DN
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![FW82801DBM](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
I/O Controller Hub 4 Mobile
Manufacturer:
Intel Corporation
Datasheet:
![FW82801DB S L66K](/images/manufacturer_photos/0/3/336/intel_tmb.jpg)
Part Number:
Description:
Manufacturer:
Intel
Datasheet:
![FW82801DB S L6DM](/images/manufacturer_photos/0/3/336/intel_tmb.jpg)
Part Number:
Description:
Manufacturer:
Intel
Datasheet:
![RJ80535VC600512](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
![82550GY](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
![DA28F320J5-120](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
![E28F320J5-120](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
![G28F640J5-150](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
![E28F320J5-100](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
![DA28F640J5A-150](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
![DA28F320J5A-120](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
![E28F320J5A-120](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
![NHE6300ESB](/images/manufacturer_photos/0/3/337/intel_corporation_tmb.jpg)
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet: