NH82801HEM S LA5R Intel, NH82801HEM S LA5R Datasheet - Page 161
NH82801HEM S LA5R
Manufacturer Part Number
NH82801HEM S LA5R
Description
Manufacturer
Intel
Datasheet
1.NH82801HEM_S_LA5R.pdf
(890 pages)
Specifications of NH82801HEM S LA5R
Lead Free Status / RoHS Status
Compliant
- Current page: 161 of 890
- Download datasheet (7Mb)
Functional Description
Table 63.
Intel
®
ICH8 Family Datasheet
State Transition Rules for Intel
NOTES:
1.
2.
G0/S0/C0
G0/S0/C1
G0/S0/C2
G0/S0/C3
G0/S0/C4
G1/S3, or
Present
(Mobile
(Mobile
(Mobile
G1/S1,
G1/S4
G2/S5
State
Only)
Only)
Only)
G3
Some wake events can be preserved through power failure.
Transitions from the S1–S5 or G3 states to the S0 state are deferred until BATLOW# is
inactive in mobile configurations.
• Processor halt instruction
• Level 2 Read (Mobile Only)
• Level 3 Read (Mobile Only)
• SLP_EN bit set
• Power Button Override
• Mechanical Off/Power Failure
• Any Enabled Break Event
• STPCLK# goes active
• Power Button Override
• Power Failure
• Any Enabled Break Event
• Power Button Override
• Power Failure
• Previously in C3/C4 and bus masters
• Any Enabled Break Event
• Any Bus Master Event
• Power Button Override
• Power Failure
• Previously in C4 and bus masters idle
• Any Enabled Break Event
• Any Bus Master Event
• Power Button Override
• Power Failure
• Any Enabled Wake Event
• Power Button Override
• Power Failure
• Any Enabled Wake Event
• Power Failure
• Power Returns
Level 4 Read (Mobile Only)
idle
Transition Trigger
®
ICH8
• G0/S0/C1
• G0/S0/C2
• G0/S0/C2, G0/S0/C3 or G0/S0/C4 -
• G1/Sx or G2/S5 state
• G2/S5
• G3
• G0/S0/C0
• G0/S0/C2
• G2/S5
• G3
• G0/S0/C0
• G2/S5
• G3
• C3 or C4 - depending on PDME bit (D31:F0:
• G0/S0/C0
• G0/S0/C2 - if PUME bit (D31:F0: Offset A9h:
• G2/S5
• G3
• C4 - depending on PDME bit (D31:F0: Offset
• G0/S0/C0
• G0/S0/C2 - if PUME bit (D31:F0: Offset A9h:
• G2/S5
• G3
• G0/S0/C0 (See Note 2)
• G2/S5
• G3
• G0/S0/C0 (See Note 2)
• G3
• Optional to go to S0/C0 (reboot) or G2/S5
depending on C4onC3_EN bit
(D31:F0:Offset A0h:bit 7) and
BM_STS_ZERO_EN bit (D31:F0:Offset
A9h:bit 2) (Mobile Only)
Offset A9h: bit 4)
bit 3) is set, else G0/S0/C0
A9h: bit 4
bit 3) is set, else G0/S0/C0
(stay off until power button pressed or other
wake event). (See Note 1 and 2)
Next State
161
Related parts for NH82801HEM S LA5R
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Intel
Datasheet:
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet: