NH82801HEM S LA5R Intel, NH82801HEM S LA5R Datasheet - Page 771
NH82801HEM S LA5R
Manufacturer Part Number
NH82801HEM S LA5R
Description
Manufacturer
Intel
Datasheet
1.NH82801HEM_S_LA5R.pdf
(890 pages)
Specifications of NH82801HEM S LA5R
Lead Free Status / RoHS Status
Compliant
- Current page: 771 of 890
- Download datasheet (7Mb)
Serial Peripheral Interface (SPI)
20.2.5
20.2.5.1
Intel
®
ICH8 Family Datasheet
Flash Descriptor Strap
The following section of the Flash Descriptor is used to store strapping information.
The default value represents the internal strap signal value that is used if there is no
valid SPI Flash.
STRP0—Strap 0 Register
(Flash Descriptor Memory Mapped Configuration Registers)
Memory Address:FISBA + 000h
31:25
21:20
18:16
14:8
Bits
24
23
22
19
15
0000000b
0000000b
Default
00b
0
1
0
0
0
0
ME SmBus Addr[6:0] (ASD2): This field sets the 7-bit address for the
Intel AMT SMBus Controller 2.
Reserved
ME SmBus 2 Select (MESM2SEL):
0 =
1 = Management Engine SmBus Controller 2 is connected to the SmLink pins
SPI CS1# or LAN PHY Power Control (SPICS1_LANPHYPC_SEL)
0 = SPI_CS1# is used for SPI Chip Select
1 = SPI_CS1# is used for LAN PHY Power Control Function
NOTE: When configured as LAN PHY Power Control Function Bit 21=0 and
GPIO12 Select (GPIO12_SEL)
00 = GPIO12
01 = LAN PHY Power Control Function (Native Output)
11 = GLAN_DOCK# (Native Input)
10 = Invalid Configuration
NOTE: When configured for LAN PHY Power Control Function, Bit 22 of the
Integrated GbE or PCI Express Select (GLAN_PCIE_SEL):
0 = PCIe Port 6 is used for PCI Express
1 = PCIe Port 6 is used for integrated GLAN
NOTE: If the Gigabit Platform LAN Connected Device is not used, this bit
Reserved
BMC Mode (BMCMODE): This field is only valid when TCOMODE bit 7 is
set to 1.
0 = Not BMC mode. Supports Intel
1 = BMC Mode. Intel AMT SMBus Controller 1 is connected to SMLink.
ME SMBus Addr[6:0] (ASD): This field sets the 7-bit address for the Intel
AMT SMBus Controller 1.
Management Engine
ASF. Intel AMT SMBus Controller 1 is connected to SMBus.
Bit 20=1 of the Strap 0 register is an invalid configuration. The LAN
PHY Power Control Function configures the ICH8 signal used as an
output.
Strap 0 register must be set to 0. The LAN PHY Power Control
Function configures the ICH8 signal used as an output.
may be set to 0.
SmBus Controller 2 is connected to the SmBus pins
Size:
Description
®
Active Management Technology or
32 bits
771
Related parts for NH82801HEM S LA5R
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Intel
Datasheet:
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet: