CS42428-CQZ Cirrus Logic Inc, CS42428-CQZ Datasheet - Page 30

IC CODEC 8CH PLL 192KHZ 64-LQFP

CS42428-CQZ

Manufacturer Part Number
CS42428-CQZ
Description
IC CODEC 8CH PLL 192KHZ 64-LQFP
Manufacturer
Cirrus Logic Inc
Type
Audio Codecr
Datasheet

Specifications of CS42428-CQZ

Data Interface
Serial
Resolution (bits)
24 b
Number Of Adcs / Dacs
2 / 8
Sigma Delta
Yes
Dynamic Range, Adcs / Dacs (db) Typ
114 / 114
Voltage - Supply, Analog
4.75 V ~ 5.25 V
Voltage - Supply, Digital
3.13 V ~ 5.25 V
Operating Temperature
-10°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Audio Codec Type
Stereo
No. Of Adcs
2
No. Of Dacs
8
No. Of Input Channels
2
No. Of Output Channels
15
Adc / Dac Resolution
24bit
Sampling Rate
192kSPS
Ic Interface Type
I2C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
598-1499 - BOARD EVAL FOR CS42428 CODEC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
598-1031

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS42428-CQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
135
Part Number:
CS42428-CQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS42428-CQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
30
4.5.3
DAC_SCLK
ADC_SCLK
DAC_LRCK
ADC_LRCK
ADCIN1/2
ADCIN1/ADCIN2 Serial Data Format
The two serial data lines which interface to the optional external ADCs, ADCIN1 and ADCIN2, support
only left-justified, 24-bit samples at 64Fs or 128Fs. This interface is not affected by any of the serial port
configuration register bit settings. These serial data lines are used when supporting One-Line Mode of
operation with external ADCs attached. If these signals are not being used, they should be tied together
and wired to GND via a pull-down resistor.
For proper operation, the CS42428 must be configured to select which SCLK/LRCK is being used to clock
the external ADCs. The EXT ADC SCLK bit in register
set accordingly. Set this bit to ‘1’ if the external ADCs are wired using the DAC_SP clocks. If the ADCs
are wired to use the ADC_SP clocks, set this bit to ‘0’.
Left-Justified Mode, Data Valid on Rising Edge of SCLK
Bits/Sample
MSB
-1 -2 -3 -4 -5
24
+5 +4
Left Cha nnel
Figure 16. ADCIN1/ADCIN2 Serial Audio Format
SCLK Rate(s)
64, 128 Fs
64 Fs
not supported
+3 +2 +1
LSB
Notes
Single-Speed Mode, Fs= 32, 44.1, 48 KHz
Double-Speed Mode, Fs= 64, 88.2, 96 KHz
Quad-Speed Mode, Fs= 176.4, 192 KHz
“Misc Control (address 05h)” on page 46
MSB
-1 -2 -3 -4
+5 +4
R ight C han nel
+3 +2 +1
LSB
CS42428
DS605F1
must be

Related parts for CS42428-CQZ