LAN9311-NU SMSC, LAN9311-NU Datasheet - Page 245

IC ETHER SW 2PRT 16BIT 128-VTQFP

LAN9311-NU

Manufacturer Part Number
LAN9311-NU
Description
IC ETHER SW 2PRT 16BIT 128-VTQFP
Manufacturer
SMSC
Type
Two Port Managed Ethernet Switchr
Datasheets

Specifications of LAN9311-NU

Controller Type
Ethernet Switch Controller
Interface
Serial EEPROM
Voltage - Supply
3.3V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
128-TQFP, 128-VQFP
Product
Ethernet Switches
Number Of Transceivers
1
Standard Supported
802.3, 802.3u
Data Rate
10 MB, 100 MB
Supply Voltage (max)
3.3 V
Supply Voltage (min)
0 V
Maximum Operating Temperature
+ 70 C
Ethernet Connection Type
10 Base-T, 100 Base-TX
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
For Use With
638-1076 - EVALUATION BOARD LAN9311-NU
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
638-1075

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9311-NU
Manufacturer:
CINCERA
Quantity:
3 023
Part Number:
LAN9311-NU
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
LAN9311-NU
Manufacturer:
SMSC
Quantity:
20 000
Two Port 10/100 Managed Ethernet Switch with 16-Bit Non-PCI CPU Interface
Datasheet
SMSC LAN9311/LAN9311i
14.2.7.2
31:16
15:11
BITS
10:6
5:2
1
0
RESERVED
PHY Address (PHY_ADDR)
These bits select the PHY device being accessed. Refer to
"PHY Addressing," on page 82
assignments.
MII Register Index (MIIRINDA)
These bits select the desired MII register in the PHY. Refer to
"Ethernet PHY Control and Status Registers," on page 287
descriptions on all PHY registers.
RESERVED
RESERVED
Note:
RESERVED
PHY Management Interface Access Register (PMI_ACCESS)
This register is used to control the management cycles to the PHYs. A PHY access is initiated when
this register is written. This register is used in conjunction with the
Register (PMI_DATA)
Note: This register is only accessible by the EEPROM Loader and NOT by the Host bus. Refer to
This bit must always be written with a value of 1.
Section 10.2.4, "EEPROM Loader," on page 150
Offset:
to perform write operations to the PHYs.
0A8h
EEPROM Loader
Access Only
DESCRIPTION
for information on PHY address
DATASHEET
245
Size:
for additional information.
for detailed
Section 7.1.1,
Section 14.4,
32 bits
PHY Management Interface Data
TYPE
WO
WO
WO
RO
RO
RO
Revision 1.7 (06-29-10)
DEFAULT
00000b
00000b
0b
0b
-
-

Related parts for LAN9311-NU