PI7C9X130DNDE Pericom Semiconductor, PI7C9X130DNDE Datasheet - Page 114

IC PCIE-PCIX BRIDGE 1PORT 256BGA

PI7C9X130DNDE

Manufacturer Part Number
PI7C9X130DNDE
Description
IC PCIE-PCIX BRIDGE 1PORT 256BGA
Manufacturer
Pericom Semiconductor
Datasheets

Specifications of PI7C9X130DNDE

Applications
PCI-to-PCI Bridge
Interface
SMBus (2-Wire/I²C)
Voltage - Supply
1.8V, 3.3V
Package / Case
256-PBGA
Mounting Type
Surface Mount
Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Package Type
BGA
Rad Hardened
No
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C9X130DNDE
Manufacturer:
Pericom
Quantity:
135
Part Number:
PI7C9X130DNDE
Manufacturer:
NSC
Quantity:
70
Part Number:
PI7C9X130DNDE
Manufacturer:
Pericom
Quantity:
10 000
7.5.72
7.5.73
7.5.74
7.5.75
PERICOM SEMICONDUCTOR - Confidential
DOWNSTREAM I/O OR MEMORY 1 SETUP REGISTER – OFFSET ACh
CAPABILITY ID REGISTER – OFFSET B0h
NEXT CAPABILITY POINTER REGISTER – OFFSET B0h
PCI EXPRESS CAPABILITY REGISTER – OFFSET B0h
Bit
31:6
Bit
0
2:1
3
5:4
30:6
31
Bit
7:0
Bit
15:8
Bit
19:16
Function
Downstream I/O or
Memory 1
Translated Base
Function
Type Selector
Address Type
Prefetchable Control
Reserved
Base Address
Register Size
Base Address
Register Enable
Function
PCI Express
Capability ID
Function
Next Item Pointer
Function
Capability Version
RO (WS)
RO (WS)
RO (WS)
Type
Type
Type
Type
Type
(WS)
RW
RO
RO
RO
RO
RO
RO
Page 114 of 165
Description
Define the translated base address for downstream I/O or memory transactions
whose initiator addresses fall into Downstream I/O or Memory 1 address range.
The number of bits that are used for translated base is determined by its setup
register (offset ACh)
Reset to 00000h
Description
0: Memory space is requested
Reset to 0
00: 32-bit address space
01: 64-bit address space
Reset to 00
0: Non-prefetchable
1: Prefetchable
Reset to 0
Reset to 00
0: Set the corresponding bit in the Base Address Register to read only.
1: Set the corresponding bit in the Base Address Register to read/write in order
to control the size of the address range. If memory space is selected, bit
[11:6] should be set to zeros.
Reset to 00000000h
0: Disable this Base Address Register
1: Enable this Base Address Register
Reset to 0
Description
PCI Express capability ID
Reset to 10h
Description
Next item pointer (points to VPD register)
Reset to D8h
Description
Reset to 1h
PCI EXPRESS TO PCI-X BRIDGE
Mar 2010 - Rev 2.0
PI7C9X130

Related parts for PI7C9X130DNDE