PI7C9X130DNDE Pericom Semiconductor, PI7C9X130DNDE Datasheet - Page 85

• Manufacturer Part Number: PI7C9X130DNDE
• Description: IC PCIE-PCIX BRIDGE 1PORT 256BGA
• Manufacturer: Pericom Semiconductor

Specifications of PI7C9X130DNDE

• Applications: PCI-to-PCI Bridge
• Interface: SMBus (2-Wire/I²C)
• Voltage - Supply: 1.8V, 3.3V
• Package / Case: 256-PBGA
• Mounting Type: Surface Mount
• Operating Temperature (min): -40C
• Operating Temperature Classification: Industrial
• Operating Temperature (max): 85C
• Package Type: BGA
• Rad Hardened: No
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

7.5.4
PERICOM SEMICONDUCTOR - Confidential
REVISION ID REGISTER – OFFSET 08h
Bit
24
26:25
27
28
29
30
31
Bit
7:0
Function
Master Data Parity
Error Detected
DEVSEL_L Timing
(medium decode)
Signaled Target
Abort
Received Target
Abort
Received Master
Abort
Signaled System
Error
Detected Parity
Error
Function
Revision
Type
Type
RWC
RWC
RWC
RWC
RWC
RWC
RO
RO
Page 85 of 165
Description
Bit set if its Parity Error Enable bit is set and either of the conditions occurs on
the primary:
FORWARD BRIDGE –


REVERSE BRIDGE –



Reset to 0
These bits apply to reverse bridge only.
00: fast DEVSEL_L decoding
01: medium DEVSEL_L decoding
10: slow DEVSEL_L decoding
11: reserved
Reset to 00 when forward bridge or 01 when reverse bridge.
FORWARD BRIDGE –
This bit is set when PI7C9X130 completes a request using completer abort
status on the primary
REVERSE BRIDGE –
This bit is set to indicate a target abort on the primary
Reset to 0
FORWARD BRIDGE –
This bit is set when bridge receives a completion with completer abort
completion status on the primary
REVERSE BRIDGE –
This bit is set when PI7C9X130 detects a target abort on the primary
Reset to 0
FORWARD BRIDGE –
This bit is set when PI7C9X130 receives a completion with unsupported
request completion status on the primary
REVERSE BRIDGE –
This bit is set when PI7C9X130 detects a master abort on the primary
FORWARD BRIDGE –
This bit is set when PI7C9X130 sends an ERR_FATAL or
ERR_NON_FATAL message on the primary
REVERSE BRIDGE –
This bit is set when PI7C9X130 asserts SERR_L on the primary
Reset to 0
FORWARD BRIDGE –
This bit is set when poisoned TLP is detected on the primary
REVERSE BRIDGE –
This bit is set when address or data parity error is detected on the primary
Reset to 0
Description
Reset to 00000000
Receives a completion marked poisoned
Poisons a write request
Detected parity error when receiving data or Split Response for read
Observes P_PERR_L asserted when sending data or receiving Split
Response for write
Receives a Split Completion Message indicating data parity error
occurred for non-posted write
PCI EXPRESS TO PCI-X BRIDGE
Mar 2010 - Rev 2.0
PI7C9X130