S5920Q Applied Micro Circuits Corporation, S5920Q Datasheet - Page 36

• Manufacturer Part Number: S5920Q
• Manufacturer: Applied Micro Circuits Corporation

Specifications of S5920Q

• Operating Temperature (min): 0C
• Operating Temperature Classification: Commercial
• Operating Temperature (max): 70C
• Package Type: PQFP
• Rad Hardened: No
• Lead Free Status / Rohs Status: Not Compliant

S5920 – PCI Product: Signal Description
ADD-ON BUS AND S5920 CONTROL SIGNALS
The following sets of signals represent the interface signals available for the user Add-On bus and S5920 control.
Table 16. Serial nvRAM Interface Signals
Table 17. Direct Mailbox Access Signals
AMCC Confidential and Proprietary
Pin 135
MDMODE
Signal
MD[7:0]
LOAD#
SDA
SCL
Signal
o/d-out
Type
o/d
in
Type
t/s
in
in
Serial Clock. This clock provides timing for all transactions on the two-wire serial bus. The S5920 drives
this signal when performing as a serial bus master. SCL operates at the maximum allowable clock
speed and enters the high Z state when FLT# is asserted or the serial bus is inactive.
Serial Data/Address. This bi-directional signal carries serial address and data information between
nvRAMs and the S5920. This pin enters high Z state when FLT# is asserted or the serial bus is inactive.
Reserved. Must be left open.
Mailbox Data Mode. The MD[7:0] signal pins are always inputs when this signal is high. The MD[7:0]
signal pins are defined as inputs and outputs under LOAD# control when MDMODE is low. This pin is
provided for software compatibility with the S5933. New designs should permanently connect this sig-
nal low. This signal is connected to an internal pull-up.
MD[7:0] is defined as an input bus when this signal is low. The next rising edge of the ADCLK will latch
MD[7:0] data into byte three of the Add-On outgoing mailbox. When LOAD# is high and MDMODE is
low, MD[7:0] are defined as outputs displaying byte three of the PCI outgoing mailbox. This signal is
connected to an internal pull-up.
Mailbox Data bus. The mailbox data registers can be directly accessed using the LOAD# and
MDMODE signals. When configured as an input, data byte three of the PCI incoming mailbox is
directly written to from these pins. When configured as an output, data byte three of the PCI outgoing
mailbox is output to these pins. All MD[7:0] signals have an internal pull-up.
Description
Description
Revision 1.02 – April 12, 2007
Data Book
DS1596
36