AT32UC3C2256C Atmel Corporation, AT32UC3C2256C Datasheet - Page 241

• Manufacturer Part Number: AT32UC3C2256C
• Manufacturer: Atmel Corporation

Specifications of AT32UC3C2256C

• Flash (kbytes): 256 Kbytes
• Pin Count: 64
• Max. Operating Frequency: 66 MHz
• Cpu: 32-bit AVR
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 45
• Ext Interrupts: 64
• Usb Transceiver: 1
• Quadrature Decoder Channels: 1
• Usb Speed: Full Speed
• Usb Interface: Device + OTG
• Spi: 5
• Twi (i2c): 2
• Uart: 4
• Can: 2
• Lin: 4
• Ssc: 1
• Ethernet: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 11
• Adc Resolution (bits): 12
• Adc Speed (ksps): 2000
• Analog Comparators: 2
• Resistive Touch Screen: No
• Dac Channels: 2
• Dac Resolution (bits): 12
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 68
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 3.0 to 3.6 or 4.5 to 5.5
• Operating Voltage (vcc): 3.0 to 3.6 or 4.5 to 5.5
• Fpu: Yes
• Mpu / Mmu: Yes / No
• Timers: 3
• Output Compare Channels: 13
• Input Capture Channels: 6
• Pwm Channels: 14
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

32000D–04/2011
MULSATWH.W – Multiply Word and Halfword with Saturation into Word
Architecture revision:
Architecture revision1 and higher.
Description
Multiplies the word register with the halfword register specified and stores the upper 32 bits of
the result in the destination word-register. The halfword register is selected as either the high or
low part of Ry. Since the most significant part of the product is stored, no overflow will occur. If
the two operands equal -1, the result is saturated to the largest positive 32-bit fractional number.
Operation:
I.
Syntax:
I.
Operands:
I.
Status Flags:
Opcode:
Example:
31
1
15
0
operand1 = Rx;
If (Ry-part == t) then operand2 = SE(Ry[31:16]) else operand2 = SE(Ry[15:0]);
If ((operand1 == 0x8000_0000) && (operand2 == 0x8000))
else
mulsatwh.w
{d, x, y} ∈ {0, 1, …, 15}
part ∈ {t,b}
Q:
V:
N:
Z:
C:
mulsatwh.wR10, R2, R3:b
will perform R10 ← Sat( R2 × SE(R3[15:0])) >> 15
1
0
29
1
0
Rd ← 0x7FFF_FFFF;
Rd ← (operand1 × operand2) >> 15;
Set if saturation occurred, or previously set.
Not affected.
Not affected.
Not affected.
Not affected.
12
28
0
Rd, Rx, Ry:<part>
11
1
Rx
1
25
1
8
24
0
0
7
0
1
0
0
5
0
0
4
Y
20
0
3
19
Ry
Rd
AVR32
0
16
241