AD9644 Analog Devices, AD9644 Datasheet - Page 20
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD9644
Manufacturer Part Number
AD9644
Description
14-Bit, 80 MSPS/155 MSPS, 1.8V Dual, Serial Output A/D Converter
Manufacturer
Analog Devices
Datasheet
1.AD9644.pdf
(44 pages)
Specifications of AD9644
Resolution (bits)
14bit
# Chan
2
Sample Rate
155MSPS
Analog Input Type
Diff-Bip
Ain Range
1.75 V p-p
Adc Architecture
Pipelined
AD9644
THEORY OF OPERATION
The AD9644 dual-core analog-to-digital converter (ADC) can
be used for diversity reception of signals, in which the ADCs are
operating identically on the same carrier but from two separate
antennae. The ADCs can also be operated with independent
analog inputs. The user can sample any f
from dc to 250 MHz, using appropriate low-pass or band-pass
filtering at the ADC inputs with little loss in ADC performance.
In nondiversity applications, the AD9644 can be used as a base-
band or direct downconversion receiver, in which one ADC is
used for I input data, and the other is used for Q input data.
Synchronization capability is provided to allow synchronized
timing between multiple devices.
Programming and control of the AD9644 are accomplished
using a 3-wire SPI-compatible serial interface.
ADC ARCHITECTURE
The AD9644 architecture consists of a dual front-end sample-
and-hold circuit, followed by a pipelined, switched-capacitor
ADC. The quantized outputs from each stage are combined into
a final 14-bit result in the digital correction logic. The pipelined
architecture permits the first stage to operate on a new input
sample and the remaining stages to operate on the preceding
samples. Sampling occurs on the rising edge of the clock.
Each stage of the pipeline, excluding the last, consists of a low
resolution flash ADC connected to a switched-capacitor digital-
to-analog converter (DAC) and an interstage residue amplifier
(MDAC). The MDAC magnifies the difference between the recon-
structed DAC output and the flash input for the next stage in
the pipeline. One bit of redundancy is used in each stage to
facilitate digital correction of flash errors. The last stage simply
consists of a flash ADC.
The input stage of each channel contains a differential sampling
circuit that can be ac- or dc-coupled in differential or single-
ended modes. The output staging block aligns the data, corrects
errors, and passes the data to the output buffers. The output buffers
are powered from a separate supply, allowing digital output noise to
be separated from the analog core. During power-down, the
output buffers go into a high impedance state.
ANALOG INPUT CONSIDERATIONS
The analog input to the AD9644 is a differential switched-
capacitor circuit that has been designed for optimum performance
while processing a differential input signal.
The clock signal alternatively switches the input between sample
mode and hold mode (see Figure 48). When the input is switched
into sample mode, the signal source must be capable of charging
the sample capacitors and settling within ½ of a clock cycle.
S
/2 frequency segment
Rev. C | Page 20 of 44
A small resistor in series with each input can help reduce the
peak transient current required from the output stage of the
driving source. A shunt capacitor can be placed across the
inputs to provide dynamic charging currents. This passive
network creates a low-pass filter at the ADC input; therefore,
the precise values are dependent on the application.
In intermediate frequency (IF) undersampling applications, any
shunt capacitors or series resistors should be reduced since the
input sample capacitor is unbuffered. In combination with the
driving source impedance, the shunt capacitors limit the input
bandwidth. Refer to the
Domain Response of Switched-Capacitor ADCs; the
Application Note, A Resonant Approach to Interfacing Amplifiers to
Switched-Capacitor ADCs; and the Analog Dialog article,
“Transformer-Coupled Front-End for Wideband A/D Converters, ”
for more information on this subject (refer to www.analog.com).
For best dynamic performance, the source impedances driving
VIN+ and VIN− should be matched, and the inputs should be
differentially balanced.
Input Common Mode
The analog inputs of the AD9644 are not internally dc biased.
In ac-coupled applications, the user must provide this bias
externally. Setting the device so that VCM = 0.5 × AVDD (or
0.9 V) is recommended for optimum performance. An on-
board common-mode voltage reference is included in the
design and is available from the VCMA and VCMB pins. Using
the VCMA and VCMB outputs to set the input common mode
is recommended. Optimum performance is achieved when the
common-mode voltage of the analog input is set by the VCMA
and VCMB pin voltages (typically 0.5 × AVDD). The VCMA
and VCMB pins must be decoupled to ground by a 0.1 µF
capacitor. This decoupling capacitor should be placed close
to the pin to minimize the series resistance and inductance
between the part and this capacitor.
VIN+
VIN–
C
C
PAR1
PAR1
S
S
Figure 48. Switched-Capacitor Input
C
C
PAR2
PAR2
AN-742
H
C
C
S
S
Application Note, Frequency
BIAS
BIAS
S
S
S
Data Sheet
C
C
FB
FB
AN-827
S