MSC8101DS Motorola / Freescale Semiconductor, MSC8101DS Datasheet - Page 30
MSC8101DS
Manufacturer Part Number
MSC8101DS
Description
MSC8101 Network Digital Signal Processor
Manufacturer
Motorola / Freescale Semiconductor
Datasheet
1.MSC8101DS.pdf
(116 pages)
- Current page: 30 of 116
- Download datasheet (997Kb)
1-24
Port A Signals
PA18
PA17
PA16
General-
Purpose
I/O
FCC1: TXD7
UTOPIA
FCC1: TXD0
MII and HDLC nibble
FCC1: TXD
HDLC serial and transparent
FCC1: RXD7
UTOPIA
FCC1: RXD0
MII and HDLC nibble
FCC1: RXD
HDLC serial and transparent
FCC1: RXD6
UTOPIA
FCC1: RXD1
MII and HDLC nibble
Peripheral Controller:
Dedicated Signal
Name
Protocol
Table 1-7. Port A Signals (Continued)
MSC8101 Technical Data
Dedicated
Direction
I/O Data
Output
Output
Output
Input
Input
Input
Input
Input
FCC1: UTOPIA Transmit Data Bit 7.
TXD[0–7] is part of the ATM UTOPIA interface supported by
FCC1. The MSC8101 outputs ATM cell octets (UTOPIA
interface data) on TXD[0–7]. TXD7 is the most significant bit.
TXD0 is the least significant bit. When no ATM data is
available, idle cells are inserted. A cell is 53 bytes.
FCC1: MII and HDLC Nibble Transmit Data Bit 0
TXD[3–0] is supported by MII and HDLC nibble modes in
FCC1. TXD3 is the most significant bit. TXD0 is the least
significant bit.
FCC1: HDLC Serial and Transparent Transmit Data Bit
The TXD serial bit is supported by HDLC serial and
transparent modes in FCC1.
FCC1: UTOPIA Receive Data Bit 7.
RXD[0–7] is part of the ATM UTOPIA interface supported by
FCC1. The MSC8101 inputs ATM cell octets (UTOPIA
interface data) on RXD[0–7]. RXD7 is the most significant bit.
RXD0 is the least significant bit. When no ATM data is
available, idle cells are inserted. A cell is 53 bytes. To support
Multi-PHY configurations, RXD[0–7] is tri-stated, enabled only
when RXENB is asserted.
FCC1: MII and HDLC Nibble Receive Data Bit 0
RXD[3–0] is supported by MII and HDLC nibble mode in
FCC1. RXD3 is the most significant bit. RXD0 is the least
significant bit.
FCC1: HDLC Serial and Transparent Receive Data Bit
The RXD serial bit is supported by HDLC and transparent by
FCC1.
FCC1: UTOPIA Receive Data Bit 6.
RXD[0–7] is part of the ATM UTOPIA interface supported by
FCC1. The MSC8101 inputs ATM cell octets (UTOPIA
interface data) on RXD[0–7]. RXD7 is the most significant bit.
RXD0 is the least significant bit. When no ATM data is
available, idle cells are inserted. A cell is 53 bytes. To support
Multi-PHY configurations, RXD[0–7] is tri-stated, enabled only
when RXENB is asserted.
FCC1: MII and HDLC Nibble Receive Data Bit 1
RXD[3–0] is supported by MII and HDLC nibble mode in
FCC1. RXD3 is the most significant bit. RXD0 is the least
significant bit.
Description
Related parts for MSC8101DS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Military/Aerospace High Performance Relays; MSC-12S = MS T05 RELAY ( CII )
Manufacturer:
Tyco Electronics
Part Number:
Description:
Military/Aerospace High Performance Relays; MSC-5 = MS T05 RELAY ( CII )
Manufacturer:
Tyco Electronics
Part Number:
Description:
Military/Aerospace High Performance Relays; MSC-5S=MGSD .100 GRID DIODE RE ( CII )
Manufacturer:
Tyco Electronics
Part Number:
Description:
Connector: SMC: M: 0 to 10G: 50: CRMP: THRU: Gold
Manufacturer:
Methode Electronics, Inc.
Part Number:
Description:
Layer 2 switching controller
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
Layer 3 switching controller
Manufacturer:
Zarlink Semiconductor, Inc.
Part Number:
Description:
LCD Module
Manufacturer:
TRULY
Datasheet:
Part Number:
Description:
LCD Module
Manufacturer:
Truly
Datasheet:
Part Number:
Description:
LCD Module
Manufacturer:
Truly
Datasheet:
Part Number:
Description:
LCD Module
Manufacturer:
Truly
Datasheet:
Part Number:
Description:
Power Splitter/combiner
Manufacturer:
Mini-Circuits
Datasheet: