MT9072 Zarlink Semiconductor, Inc., MT9072 Datasheet - Page 77

• Manufacturer Part Number: MT9072
• Description: Octal T1-E1-J1 Framer
• Manufacturer: Zarlink Semiconductor, Inc.

Advance Information
In band loopback
Interrupts and IO
Line Coding and
Transmit Alarms All sending alarms are deactivated.
activation codes
Framing Mode
Transmit Error
Latched Status
Bit Oriented
Loopbacks
Function
Data Link
Registers
Signaling
Message
Interface
Insertion
Control
Mode D4,Reframe criteria is set for 2
bits errors in 4 bits,Fs bit is not
included in the synchronization
criteria,S-bit not included in CRC
calculation. The elastic stores are not
bypassed.
The T1 interfaces are set to NRZ,
Bipolar,and Rising edge of clocks for
output and falling for input line
clocks.TxB8ZS and RxB8ZS and
Transmit PDV enforcer is turned off.
All error insertion controls are
disabled.
All signaling freeze and debounce
functions are disabled and the
transmit signaling type is set such that
A in frame 6 and B in frame 12.
Robbed bit signaling is turned on for
transmitter and receiver.
All loopbacks deactivated; ready to
send receive framed in band loopback
codes.
Data Link is deactivated, hence bit
oriented message, and HDLC are
also disabled.
The Transmit Bit oriented message
register and Receive Bit oriented
Match register are cleared.
The transmit and expected receive
inband loopback codes are set to
T1.403 defaults.
All latched status bits are cleared
All interrupts are suspended and
CSTO and DSTo enables are off
Status
Table 36 - Reset Status (T1)
RELBY,TELBY,TRANSP,T1DM,ESF,SLC
96,CXC,RS10,FSI,ReFR,MFReFR,JTS,T
XSYNC =0
RZCS1:0,TZCS2:0TPDV,TXB8ZS,RXB8
ZS,ADSEQ,RZNRZ,UNIBI,CLKE = 0
TESFYEL,TXSECY,TD4YEL,TAIS,
#,T1DMY,D4SECY,SO = 14
L32Z,BPVE,CRCE,FTE,FSE,LOSE,PER
R = 0
CSIGEN,RBEN,TSDB,RSDB,RFL,SM1-
0,SIP1-0= hex 200
DLBK,RLBK,STLBK,PLBK,TLU,
TLD = 0
#,#,#,#,HCH4:0,HPAYSEL,E1.5CK,
DLCK,EDLEN,BOMEN,HDLCEN,H1R6
4 = 0
TxBOM7:0,
RXBOMM7:0 = 0
TXLACL1-0,TXLAC7-0 = binary00
00000001
TXLDCL1-0,TXLDC7-0 = binary 01
00001001
RXLACL1-0,RXLACM7-0 =
binary00 00000001
RXLDCL1-0,RXLDCM7-0 =
binary 01 00001001
Tx8KEN,RXDO,TXMFSEL,
SPND,INTA,DSToEN,CSToEN,RxCO,C
NTCLR,SAMPLE,RST = 0
Control Bits Reset Value
MT9072
Y0D-Y0F
Register
Address
Y07-Y08
Y10-Y2F
Y00
Y01
Y02
Y03
Y04
Y05
Y06
YF0
YF1
77