ADSP-BF533 AD [Analog Devices], ADSP-BF533 Datasheet - Page 12

no-image

ADSP-BF533

Manufacturer Part Number
ADSP-BF533
Description
Blackfin Embedded Processor
Manufacturer
AD [Analog Devices]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADSP-BF533
Manufacturer:
AD
Quantity:
5 510
Part Number:
ADSP-BF533
Manufacturer:
OMRON
Quantity:
5 510
Part Number:
ADSP-BF533-0.5
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADSP-BF533-SBBCZ-5V
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADSP-BF533-SBSTZ400
Manufacturer:
AD
Quantity:
1 000
Part Number:
ADSP-BF533-SBSTZ400
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADSP-BF533SBB500
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-BF533SBBC-5V
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-BF533SBBC400
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-BF533SBBC500
Manufacturer:
ADI
Quantity:
210
Part Number:
ADSP-BF533SBBC500
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-BF533SBBC600
Manufacturer:
ADI
Quantity:
192
Part Number:
ADSP-BF533SBBCZ-5V
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADSP-BF533SBBCZ400
Manufacturer:
ADI
Quantity:
756
Part Number:
ADSP-BF533SBBCZ400
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADSP-BF531/ADSP-BF532/ADSP-BF533
as the RTC, may still be running but will not be able to access
internal resources or external memory. This powered-down
mode can only be exited by assertion of the reset interrupt
(RESET) or by an asynchronous interrupt generated by the
RTC. When in Deep Sleep mode, an RTC asynchronous inter-
rupt causes the processor to transition to the Active mode.
Assertion of RESET while in Deep Sleep mode causes the pro-
cessor to transition to the Full-On mode.
Power Savings
As shown in
three different power domains. The use of multiple power
domains maximizes flexibility, while maintaining compliance
with industry standards and conventions. By isolating the inter-
nal logic of the ADSP-BF531/2/3 processor into its own power
domain, separate from the RTC and other I/O, the processor
can take advantage of Dynamic Power Management, without
affecting the RTC or other I/O devices. There are no sequencing
requirements for the various power domains.
Table 5. Power Domains
The power dissipated by a processor is largely a function of the
clock frequency of the processor and the square of the operating
voltage. For example, reducing the clock frequency by 25%
results in a 25% reduction in dynamic power dissipation, while
reducing the voltage by 25% reduces dynamic power dissipation
by more than 40%. Further, these power savings are additive, in
that if the clock frequency and supply voltage are both reduced,
the power savings can be dramatic.
The Dynamic Power Management feature of the ADSP-
BF531/2/3 processor allows both the processor’s input voltage
(V
controlled.
The savings in power dissipation can be modeled using the
Power Savings Factor and % Power Savings calculations.
The Power Savings Factor is calculated as:
where the variables in the equations are:
Power Domain
All internal logic, except RTC
RTC internal logic and crystal I/O
All other I/O
• f
• f
• V
• V
DDINT
CCLKNOM
CCLKRED
DDINTNOM
DDINTRED
) and clock frequency (f
Power Savings Factor
=
Table
is the reduced core clock frequency
-------------------- -
f
is the nominal core clock frequency
f
CCLKNOM
CCLKRED
is the reduced internal supply voltage
is the nominal internal supply voltage
5, the ADSP-BF531/2/3 processor supports
------------------------- -
V
V
DDINTNOM
DDINTRED
CCLK
) to be dynamically
2
------------ -
T
T
NOM
RED
VDD Range
V
V
V
DDINT
DDRTC
DDEXT
Rev. 0 | Page 12 of 56 | March 2004
The percent power savings is calculated as:
VOLTAGE REGULATION
The Blackfin processor provides an on-chip voltage regulator
that can generate processor core voltage levels 0.85V(-5% /
+10%) to 1.2V(-5% / +10%) from an external 2.25 V to 3.6 V
supply.
required to complete the power management system.
lator controls the internal logic voltage levels and is
programmable with the Voltage Regulator Control Register
(VR_CTL) in increments of 50 mV. To reduce standby power
consumption, the internal voltage regulator can be programmed
to remove power to the processor core while keeping I/O power
(V
applied, eliminating the need for external buffers. The voltage
regulator can be activated from this power-down state either
through an RTC wakeup or by asserting RESET, which will then
initiate a boot sequence. The regulator can also be disabled and
bypassed at the user’s discretion.
CLOCK SIGNALS
The ADSP-BF531/2/3 processor can be clocked by an external
crystal, a sine wave input, or a buffered, shaped clock derived
from an external clock oscillator.
If an external clock is used, it should be a TTL compatible signal
and must not be halted, changed, or operated below the speci-
fied frequency during normal operation. This signal is
connected to the processor’s CLKIN pin. When an external
clock is used, the XTAL pin must be left unconnected.
*
See EE-228: Switching Regulator Design Considerations for ADSP-BF533
Blackfin Processors.
• T
• T
DDEXT
VR
V
V
% Power Savings
DDEXT
DDINT
OUT
NOM
RED
1-0
Figure 7
) supplied. While in hibernation, V
is the duration running at f
is the duration running at f
NOTE: VR
AND DESIGNER SHOULD MINIMIZE TRACE LENGTH TO NDS8434.
100 µF
shows the typical external components
100 µF
Figure 7. Voltage Regulator Circuit
OUT
1 µF
=
1-0 SHOULD BE TIED TOGETHER EXTERNALLY
1 Power Savings Factor
EXTERNAL COMPONENTS
0.1 µF
ZHCS1000
10 µH
CCLKRED
CCLKNOM
NDS8434
DDEXT
2.25V TO 3.6V
INPUT VOLTAGE
RANGE
can still be
*
100%
The regu-

Related parts for ADSP-BF533