RG82845M Intel, RG82845M Datasheet - Page 36

• Manufacturer Part Number: RG82845M
• Description: Chipset Memory Controller Hub Mobile
• Manufacturer: Intel

Intel
3.
3.1.
3.2.
36
Table 19. Device Number Assignment
®
82845MP/82845MZ Chipset-Mobile (MCH-M)
NOTE:
Register Description
Conceptual Overview of the Platform Configuration
Structure
The Intel 845MP/845MZ Chipset MCH-M and ICH3-M are physically connected by hub interface A.
From a configuration standpoint, the hub interface A is PCI bus #0. As a result, all devices internal to the
MCH-M and ICH3-M appear to be on PCI bus #0. The system’s primary PCI expansion bus is physically
attached to the ICH3-M and from a configuration perspective, appears to be a hierarchical PCI bus
behind a PCI-to-PCI bridge and therefore has a programmable PCI Bus number. Note that the primary
PCI bus is referred to as PCI_A in this document and is not PCI bus #0 from a configuration
standpoint. The AGP appears to system software to be a real PCI bus behind PCI-to-PCI bridges
resident as devices on PCI bus #0.
The MCH-M contains two PCI devices within a single physical component. The configuration registers
for the four devices are mapped as devices residing on PCI bus #0.
The following table shows the Device # assignment for the various internal MCH-M devices.
Standard PCI Bus Configuration Mechanism
The PCI Bus defines a slot based "configuration space" that allows each device to contain up to 8
functions with each function containing up to 256 8-bit configuration registers. The PCI specification
defines two bus cycles to access the PCI configuration space: Configuration Read and Configuration
Write. Memory and I/O spaces are supported directly by the CPU. Configuration space is supported by a
mapping mechanism implemented within the MCH-M. The PCI specification defines two mechanisms to
access configuration space, Mechanism #1 and Mechanism #2. The MCH-M supports only Mechanism
#1.
• Device 0: Host-hub interface Bridge/DRAM Controller. Logically this appears as a PCI device
• Device 1: Host-AGP Bridge. Logically this appears as a “virtual” PCI-to-PCI bridge residing on
residing on PCI bus #0. Physically Device 0 contains the standard PCI registers, DRAM registers,
the Graphics Aperture controller, and other MCH-M specific registers.
PCI bus #0. Physically Device 1 contains the standard PCI-to-PCI bridge registers and the standard
AGP/PCI configuration registers (including the AGP I/O and memory address mapping).
A physical PCI bus #0 does not exist. The hub interface and the internal devices in the Intel 845MP/845MZ
DRAM Controller/8 bit HI_A Controller
Chipset MCH-M and ICH3-M logically constitute PCI Bus #0 to configuration software.
Host-to-AGP Bridge (virtual P2P)
MCH-M Function
Datasheet
Bus #0, Device#
Device #0
Device #1
250687-002
R