MC9S12P64VQK Freescale Semiconductor, MC9S12P64VQK Datasheet - Page 322

• Manufacturer Part Number: MC9S12P64VQK
• Description: 16-bit Microcontrollers - MCU 16 BIT 64K FLASH
• Manufacturer: Freescale Semiconductor

Specifications of MC9S12P64VQK

• Rohs: yes
• Core: S12
• Processor Series: MC9S12P
• Data Bus Width: 16 bit
• Maximum Clock Frequency: 64 MHz
• Program Memory Size: 64 KB
• Data Ram Size: 4 KB
• On-chip Adc: Yes
• Operating Supply Voltage: 5 V
• Operating Temperature Range: - 40 C to 105 C
• Package / Case: QFP-80
• Mounting Style: SMD/SMT
• Interface Type: I2C, SCI, SPI
• Program Memory Type: Flash

Analog-to-Digital Converter (ADC12B10C)
9.3.2.10
Read: Anytime
Write: Anytime
322
Module Base + 0x000C
CCF[9:0]
IEN[9:0]
Reset
Field
Field
9–0
9–0
W
R
15
0
0
Conversion Complete Flag n (n= 9, 8, 7, 6, 5, 4, 3, 2, 1, 0) (n conversion number, NOT channel number!)—
A conversion complete flag is set at the end of each conversion in a sequence. The flags are associated with the
conversion position in a sequence (and also the result register number). Therefore in non-fifo mode, CCF[8] is
set when the ninth conversion in a sequence is complete and the result is available in result register ATDDR8;
CCF[9] is set when the tenth conversion in a sequence is complete and the result is available in ATDDR9, and
so forth.
If automatic compare of conversion results is enabled (CMPE[n]=1 in ATDCMPE), the conversion complete flag
is only set if comparison with ATDDRn is true and if ACMPIE=1 a compare interrupt will be requested. In this
case, as the ATDDRn result register is used to hold the compare value, the result will not be stored there at the
end of the conversion but is lost.
In case of a concurrent set and clear on CCF[n]: The clearing by method A) will overwrite the set. The clearing
by methods B) or C) or D) will be overwritten by the set.
0 Conversion number n not completed or successfully compared
1 If (CMPE[n]=0): Conversion number n has completed. Result is ready in ATDDRn.
ATD Digital Input Enable on channel x (x= 9, 8, 7, 6, 5, 4, 3, 2, 1, 0) — This bit controls the digital input buffer
from the analog input pin (ANx) to the digital data register.
0 Disable digital input buffer to ANx pin
1 Enable digital input buffer on ANx pin.
Note: Setting this bit will enable the corresponding digital input buffer continuously. If this bit is set while
ATD Input Enable Register (ATDDIEN)
= Unimplemented or Reserved
If (CMPE[n]=1): Compare for conversion result number n with compare value in ATDDRn, using compare
operator CMPGT[n] is true. (No result available in ATDDRn)
A flag CCF[n] is cleared when one of the following occurs:
A) Write to ATDCTL5 (a new conversion sequence is started)
B) If AFFC=0, write “1” to CCF[n]
C) If AFFC=1 and CMPE[n]=0, read of result register ATDDRn
D) If AFFC=1 and CMPE[n]=1, write to result register ATDDRn
14
0
0
simultaneously using it as an analog port, there is potentially increased power consumption because the
digital input buffer maybe in the linear region.
13
0
0
Figure 9-12. ATD Input Enable Register (ATDDIEN)
12
0
0
Table 9-18. ATDSTAT2 Field Descriptions
Table 9-19. ATDDIEN Field Descriptions
S12P-Family Reference Manual, Rev. 1.13
11
0
0
10
0
0
9
0
0
8
Description
Description
0
7
0
6
5
0
IEN[9:0]
0
4
0
3
Freescale Semiconductor
0
2
0
1
0
0