DK-DEV-1AGX60N Altera, DK-DEV-1AGX60N Datasheet - Page 126
DK-DEV-1AGX60N
Manufacturer Part Number
DK-DEV-1AGX60N
Description
KIT DEV ARRIA GX 1AGX60N
Manufacturer
Altera
Series
Arria GXr
Type
FPGAr
Datasheet
1.EP1AGX20CF484C6N.pdf
(234 pages)
Specifications of DK-DEV-1AGX60N
Contents
Dev. Board, Quartus® II Web Edition, Reference Designs, Labs, and Complete Documentation
For Use With/related Products
1AGX60N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2372
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 126 of 234
- Download datasheet (4Mb)
4–4
Table 4–6. Arria GX Transceiver Block AC Specification (Part 1 of 3)
Arria GX Device Handbook, Volume 1
Reference clock
Input reference clock frequency
Absolute V
Absolute V
Rise/Fall time
Duty cycle
Peak to peak differential input voltage V
(diff p-p)
Spread spectrum clocking
On-chip termination resistors
V
V
RREFB
Transceiver Clocks
Calibration block clock frequency
Calibration block minimum power-down
pulse width
fixedclk clock frequency
reconfig clock frequency
Transceiver block minimum power-down
pulse width
Receiver
Data rate
Absolute V
Absolute V
Maximum peak-to-peak differential input
voltage V
Minimum peak-to-peak differential input
voltage V
On-chip termination resistors
V
Bandwidth at 3.125 Gbps
ICM
ICM
ICM
(AC coupled)
(DC coupled)
(15)
ID
ID
M A X
MIN
MAX
MIN
(diff p-p)
(diff p-p)
Symbol / Description
for a
for a receiver pin
for a receiver pin
for a
(2)
REFCLK
REFCLK
(1)
Pin
(3)
Pin
(4)
ID
DC Gain = 3 dB
Vicm = 0.85 V
Vicm = 0.85 V
(PIPE) mode
Vicm = 1.2 V
PCI Express
Conditions
0 to –0.5%
BW = High
BW = Low
BW = Med
SDI mode
setting
setting
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
850 ± 10% 850 ± 10% 850 ± 10%
–6 Speed Grade Commercial and
1200 ±
10%
–0.3
0.25
–0.4
Min
200
100
600
160
2.5
50
—
—
45
30
10
30
—
—
—
—
—
2000 +/-1%
115 ± 20%
1200 ± 5%
125 ±10%
Industrial
100±15%
1200 ±
10%
Chapter 4: DC and Switching Characteristics
Typ
0.2
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
30
40
50
© December 2009 Altera Corporation
622.08
1200 ±
2000
3125
0.55
10%
Max
125
3.3
2.0
3.3
—
—
55
33
—
50
—
—
—
—
—
—
Operating Conditions
Mbps
Units
MHz
MHz
MHz
MHz
MHz
kHz
mV
mV
mV
mV
mV
ns
ns
UI
%
V
V
V
V
V
V
Related parts for DK-DEV-1AGX60N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: