DK-DEV-1AGX60N Altera, DK-DEV-1AGX60N Datasheet - Page 8
DK-DEV-1AGX60N
Manufacturer Part Number
DK-DEV-1AGX60N
Description
KIT DEV ARRIA GX 1AGX60N
Manufacturer
Altera
Series
Arria GXr
Type
FPGAr
Datasheet
1.EP1AGX20CF484C6N.pdf
(234 pages)
Specifications of DK-DEV-1AGX60N
Contents
Dev. Board, Quartus® II Web Edition, Reference Designs, Labs, and Complete Documentation
For Use With/related Products
1AGX60N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-2372
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 8 of 234
- Download datasheet (4Mb)
2–2
Figure 2–2. Arria GX Transceiver Channel Block Diagram
Notes to
(1) “n” represents the number of bits in each word that must be serialized by the transmitter portion of the PMA.
(2) “m” represents the number of bits in the word that passes between the FPGA logic and the PCS portion of the transceiver. m = 8, 10, 16, or 20.
Arria GX Device Handbook, Volume 1
n = 8 or 10.
Figure
Reference
Reference
PMA Analog Section
Clock
Clock
2–2:
Deserializer
Transmitter
Serializer
Recovery
Receiver
Clock
Unit
PLL
PLL
Figure 2–1
into four channels.
Figure 2–1. Transceiver Block
Each transceiver block has:
■
■
■
■
Figure 2–2
(1)
(1)
n
n
Four transceiver channels with dedicated physical coding sublayer (PCS) and
physical media attachment (PMA) circuitry
One transmitter PLL that takes in a reference clock and generates high-speed serial
clock depending on the functional mode
Four receiver PLLs and clock recovery unit (CRU) to recover clock and data from
the received serial data stream
State machines and other logic to implement special features required to support
each protocol
PCS Digital Section
Aligner
Word
shows a high-level diagram of the transceiver block architecture divided
shows functional blocks that make up a transceiver channel.
Deskew
Logic Array
XAUI
Lane
Arria GX
Encoder
8B/10B
Matcher
Rate
Transceiver Block
Decoder
8B/10B
(PLLs, State Machines,
Serializer
Supporting Blocks
Byte
Programming)
Channel 1
Channel 0
Channel 2
Channel 3
Deserializer
Byte
© December 2009 Altera Corporation
Compensation
FIFO Buffer
Phase
RX1
TX1
RX0
TX0
REFCLK_1
REFCLK_0
RX2
TX2
RX3
TX3
Chapter 2: Arria GX Architecture
Compensation
FIFO Buffer
Phase
FPGA Fabric
m
(2)
m
(2)
Transceivers
Related parts for DK-DEV-1AGX60N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT DEV ARRIA II GX FPGA 2AGX125
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV CYCLONE III LS EP3CLS200
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX IV FPGA 4SE530
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV FPGA 2AGX260 W/6.375G TX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV MAX V 5M570Z
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEV STRATIX V FPGA 5SGXEA7
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX III
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT STARTER CYCLONE IV GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
KIT DEVELOPMENT STRATIX IV
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: