ST92E163-EPB/US STMicroelectronics, ST92E163-EPB/US Datasheet - Page 155

no-image

ST92E163-EPB/US

Manufacturer Part Number
ST92E163-EPB/US
Description
KIT DEMO MASS STORAGE
Manufacturer
STMicroelectronics
Type
Microcontroller Programmerr
Datasheet

Specifications of ST92E163-EPB/US

Contents
Programmer, Cable, Power Supply, Software, Manual and more
For Use With/related Products
ST9 MCUs
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST92E163-EPB/US
Manufacturer:
ST
0
MULTIPROTOCOL SERIAL COMMUNICATIONS INTERFACE (Cont’d)
8.4.4 SCI-M Operating Modes
8.4.4.1 Asynchronous Mode
In this mode, data and clock can be asynchronous
(the transmitter and receiver can use their own
clocks to sample received data), each data bit is
sampled 16 times per clock period.
The baud rate clock should be set to the ÷16 Mode
and the frequency of the input clock (from an ex-
ternal source or from the internal baud-rate gener-
ator output) is set to suit.
Figure 76. Sampling Times in Asynchronous Format
SDIN
rcvck
rxclk
LEGEND:
SIN:
rcvck:
rxd:
rxclk:
rxd
ST92163R4 - MULTIPROTOCOL SERIAL COMMUNICATIONS INTERFACE (SCI-M)
Serial Data Input line
Internal X16 Receiver Clock
Internal Serial Data Input Line
Internal Receiver Shift Register Sampling Clock
0
1
2
3
4
5
8.4.4.2 Asynchronous Mode with Synchronous
Clock
In this mode, data and clock are synchronous,
each data bit is sampled once per clock period.
For transmit operation, a general purpose I/O port
pin can be programmed to output the CLKOUT
signal from the baud rate generator. If the SCI is
provided with an external transmission clock
source, there will be a skew equivalent to two
INTCLK periods between clock and data.
Data will be transmitted on the falling edge of the
transmit clock. Received data will be latched into
the SCI on the rising edge of the receive clock.
7
8
9
10
11
12
13
14
15
VR001409
155/230

Related parts for ST92E163-EPB/US