ATMEGA48V-10MU Atmel, ATMEGA48V-10MU Datasheet - Page 229

IC AVR MCU 4K 10MHZ 1.8V 32-QFN

ATMEGA48V-10MU

Manufacturer Part Number
ATMEGA48V-10MU
Description
IC AVR MCU 4K 10MHZ 1.8V 32-QFN
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheets

Specifications of ATMEGA48V-10MU

Core Processor
AVR
Core Size
8-Bit
Speed
10MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
23
Program Memory Size
4KB (2K x 16)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
32-VQFN Exposed Pad, 32-HVQFN, 32-SQFN, 32-DHVQFN
Package
32MLF EP
Device Core
AVR
Family Name
ATmega
Maximum Speed
10 MHz
Operating Supply Voltage
2.5|3.3|5 V
Data Bus Width
8 Bit
Number Of Programmable I/os
23
Interface Type
SPI/TWI/USART
On-chip Adc
8-chx10-bit
Number Of Timers
3
Processor Series
ATMEGA48x
Core
AVR8
Data Ram Size
512 B
Maximum Clock Frequency
10 MHz
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWAVR, EWAVR-BL
Minimum Operating Temperature
- 40 C
Controller Family/series
AVR MEGA
No. Of I/o's
23
Eeprom Memory Size
256Byte
Ram Memory Size
512Byte
Cpu Speed
10MHz
No. Of Timers
3
Rohs Compliant
Yes
For Use With
ATSTK600-TQFP32 - STK600 SOCKET/ADAPTER 32-TQFPATSTK600-DIP40 - STK600 SOCKET/ADAPTER 40-PDIP770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAGATAVRDRAGON - KIT DRAGON 32KB FLASH MEM AVRATAVRISP2 - PROGRAMMER AVR IN SYSTEMATJTAGICE2 - AVR ON-CHIP D-BUG SYSTEM
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Table 21-4.
Status Codes for Slave Receiver Mode
Status Code
(TWSR)
Status of the 2-wire Serial Bus
Prescaler Bits
and 2-wire Serial Interface Hard-
are 0
ware
0x60
Own SLA+W has been received;
ACK has been returned
0x68
Arbitration lost in SLA+R/W as
Master; own SLA+W has been
received; ACK has been returned
0x70
General call address has been
received; ACK has been returned
0x78
Arbitration lost in SLA+R/W as
Master; General call address has
been received; ACK has been
returned
0x80
Previously addressed with own
SLA+W; data has been received;
ACK has been returned
0x88
Previously addressed with own
SLA+W; data has been received;
NOT ACK has been returned
0x90
Previously addressed with
general call; data has been re-
ceived; ACK has been returned
0x98
Previously addressed with
general call; data has been
received; NOT ACK has been
returned
0xA0
A STOP condition or repeated
START condition has been
received while still addressed as
Slave
2545S–AVR–07/10
Application Software Response
To TWCR
To/from TWDR
STA
STO
TWIN
T
No TWDR action or
X
0
1
No TWDR action
X
0
1
No TWDR action or
X
0
1
No TWDR action
X
0
1
No TWDR action or
X
0
1
No TWDR action
X
0
1
No TWDR action or
X
0
1
No TWDR action
X
0
1
Read data byte or
X
0
1
Read data byte
X
0
1
Read data byte or
0
0
1
Read data byte or
0
0
1
Read data byte or
1
0
1
Read data byte
1
0
1
Read data byte or
X
0
1
Read data byte
X
0
1
Read data byte or
0
0
1
Read data byte or
0
0
1
Read data byte or
1
0
1
Read data byte
1
0
1
No action
0
0
1
0
0
1
1
0
1
1
0
1
ATmega48/88/168
TWE
Next Action Taken by TWI Hardware
A
0
Data byte will be received and NOT ACK will be
returned
1
Data byte will be received and ACK will be returned
0
Data byte will be received and NOT ACK will be
returned
1
Data byte will be received and ACK will be returned
0
Data byte will be received and NOT ACK will be
returned
1
Data byte will be received and ACK will be returned
0
Data byte will be received and NOT ACK will be
returned
1
Data byte will be received and ACK will be returned
0
Data byte will be received and NOT ACK will be
returned
1
Data byte will be received and ACK will be returned
0
Switched to the not addressed Slave mode;
no recognition of own SLA or GCA
1
Switched to the not addressed Slave mode;
own SLA will be recognized;
GCA will be recognized if TWGCE = “1”
0
Switched to the not addressed Slave mode;
no recognition of own SLA or GCA;
a START condition will be transmitted when the bus
becomes free
1
Switched to the not addressed Slave mode;
own SLA will be recognized;
GCA will be recognized if TWGCE = “1”;
a START condition will be transmitted when the bus
becomes free
0
Data byte will be received and NOT ACK will be
returned
1
Data byte will be received and ACK will be returned
0
Switched to the not addressed Slave mode;
no recognition of own SLA or GCA
1
Switched to the not addressed Slave mode;
own SLA will be recognized;
GCA will be recognized if TWGCE = “1”
0
Switched to the not addressed Slave mode;
no recognition of own SLA or GCA;
a START condition will be transmitted when the bus
becomes free
1
Switched to the not addressed Slave mode;
own SLA will be recognized;
GCA will be recognized if TWGCE = “1”;
a START condition will be transmitted when the bus
becomes free
0
Switched to the not addressed Slave mode;
no recognition of own SLA or GCA
1
Switched to the not addressed Slave mode;
own SLA will be recognized;
GCA will be recognized if TWGCE = “1”
0
Switched to the not addressed Slave mode;
no recognition of own SLA or GCA;
a START condition will be transmitted when the bus
becomes free
1
Switched to the not addressed Slave mode;
own SLA will be recognized;
GCA will be recognized if TWGCE = “1”;
a START condition will be transmitted when the bus
becomes free
229

Related parts for ATMEGA48V-10MU