EZ80F93AZ020SG Zilog, EZ80F93AZ020SG Datasheet - Page 70

IC ACCLAIM MCU 64KB 100LQFP

EZ80F93AZ020SG

Manufacturer Part Number
EZ80F93AZ020SG
Description
IC ACCLAIM MCU 64KB 100LQFP
Manufacturer
Zilog
Series
eZ80® Acclaim!®r
Datasheets

Specifications of EZ80F93AZ020SG

Core Processor
Z8
Core Size
8-Bit
Speed
20MHz
Connectivity
I²C, IrDA, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, WDT
Number Of I /o
24
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Oscillator Type
Internal
Operating Temperature
0°C ~ 70°C
Package / Case
100-LQFP
Processor Series
EZ80F93x
Core
eZ80
Data Bus Width
8 bit
Data Ram Size
4 KB
Interface Type
I2C, IrDA, SPI, UART
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
24
Number Of Timers
6
Operating Supply Voltage
3 V to 3.6 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Development Tools By Supplier
eZ80F920200ZCOG
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Lead Free Status / Rohs Status
 Details
Other names
269-3874
EZ80F93AZ020SG

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EZ80F93AZ020SG
Manufacturer:
Zilog
Quantity:
10 000
Table 20. Motorola Bus Mode Read States
PS015313-0508
STATE S0
STATE S1
STATE S2
STATE S3
Motorola Bus Mode
The Read cycle starts in state S0. The CPU drives R/W High to identify a Read cycle.
During state S3, no bus signals are altered.
Entering state S1, the CPU drives a valid address on the address bus, ADDR[23:0].
On the rising edge of state S2, the CPU asserts AS and DS.
Chip selects configured for Motorola bus mode modify the CPU bus signals to duplicate
an eight-state memory transfer similar to that found on Motorola-style microcontrollers.
The bus signals (and eZ80F92 I/O pins) are mapped as displayed in
During Write operations, the Motorola bus mode employs eight states (S0, S1, S2, S3, S4,
S5, S6, and S7) as listed in
eZ80 Bus Mode
Signals (Pins)
ADDR[23:0]
DATA[7:0]
INSTRD
MREQ
IORQ
WAIT
WR
RD
Figure 16. Motorola Bus Mode Signal and Pin Mapping
Table
Bus Mode
Controller
20.
Motorola Bus
Signal Equvalents
AS
DS
R/W
DTACK
MREQ
IORQ
ADDR[23:0]
DATA[7:0]
Chip Selects and Wait States
Product Specification
Figure
eZ80F92/eZ80F93
16.
63

Related parts for EZ80F93AZ020SG