HD64F3644DV Renesas Electronics America, HD64F3644DV Datasheet - Page 349

IC H8/3644 MCU FLASH 64QFP

HD64F3644DV

Manufacturer Part Number
HD64F3644DV
Description
IC H8/3644 MCU FLASH 64QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Lr
Datasheet

Specifications of HD64F3644DV

Core Processor
H8/300L
Core Size
8-Bit
Speed
8MHz
Connectivity
SCI
Peripherals
PWM, WDT
Number Of I /o
53
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
64-QFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3644DV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
SCI3 operates as follows when receiving data.
SCI3 performs internal synchronization and begins reception in synchronization with the serial
clock input or output.
The received data is placed in RSR in LSB-to-MSB order.
After the data has been received, SCI3 checks that bit RDRF is set to 0, indicating that the receive
data can be transferred from RSR to RDR.
If this check shows that there is no overrun error, bit RDRF is set to 1, and the receive data is
stored in RDR. If bit RIE is set to 1 in SCR3, an RXI interrupt is requested. If the check identifies
an overrun error, bit OER is set to 1.
Bit RDRF remains set to 1. If bit RIE is set to 1 in SCR3, an ERI interrupt is requested.
See table 10.15 for the conditions for detecting an overrun error, and receive data processing.
Note: No further receive operations are possible while a receive error flag is set. Bits OER, FER,
Figure 10.19 shows an example of the operation when receiving in synchronous mode.
RDRF
OER
LSI
operation
User
processing
Serial
clock
Serial
data
PER, and RDRF must therefore be cleared to 0 before resuming reception.
Figure 10.19 Example of Operation when Receiving in Synchronous Mode
RXI request
Bit 7
Bit 0
RDRE cleared
to 0
RDR data read
1 frame
Bit 7
RXI request
Bit 0
Section 10 Serial Communication Interface
Rev. 6.00 Sep 12, 2006 page 327 of 526
Bit 1
1 frame
RDR data has
not been read
(RDRF = 1)
Bit 6
REJ09B0326-0600
ERI request in
response to
overrun error
Overrun error
processing
Bit 7

Related parts for HD64F3644DV