HD6417750RF200DV Renesas Electronics America, HD6417750RF200DV Datasheet - Page 639

• Manufacturer Part Number: HD6417750RF200DV
• Description: MPU 1.5/3.3V 0K I-TEMP PB-FREE 2
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7750r

Specifications of HD6417750RF200DV

• Core Processor: SH-4
• Core Size: 32-Bit
• Speed: 200MHz
• Connectivity: EBI/EMI, FIFO, SCI, SmartCard
• Peripherals: DMA, POR, WDT
• Number Of I /o: 28
• Program Memory Type: ROMless
• Ram Size: 48K x 8
• Voltage - Supply (vcc/vdd): 1.35 V ~ 1.6 V
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 208-QFP Exposed Pad, 208-eQFP, 208-HQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -

14.2.2
DMA destination address registers 0–3 (DAR0–DAR3) are 32-bit readable/writable registers that
specify the destination address of a DMA transfer. These registers have a counter feedback
function, and during a DMA transfer they indicate the next destination address. In single address
mode, the DAR value is ignored when a device with DACK has been specified as the transfer
destination.
Specify a 16-bit, 32-bit, 64-bit, or 32-byte boundary address when performing a 16-bit, 32-bit, 64-
bit, or 32-byte data transfer, respectively. If a different address is specified, an address error will
be detected and the DMAC will halt.
The initial value of these registers after a power-on or manual reset is undefined. They retain their
values in standby mode and deep sleep mode.
When transfer is performed from an external device with DACK to memory in DDT mode, DTR
format [31:0] is set in DAR0 [31:0]. For details, see Data Transfer Request Format in section
14.5.2, Pin in DDT Mode.
Notes: 1. When a 16-bit, 32-bit, 64-bit, or 32-byte boundary address is specified, take care with
Initial value:
Initial value:
2. External addresses are 29-bit. As SAR[31:29] and DAR[31:29] are not used in DMA
DMA Destination Address Registers 0–3 (DAR0–DAR3)
the setting of bit 0, bits 1–0, bits 2–0, or bits 4–0, respectively. If an address
specification that ignores boundary considerations is made, the DMAC will detect an
address error and halt operation on all channels (DMAOR: address error flag AE = 1).
The DMAC will also detect an address error and halt if an area 7 address is specified in
a data transfer employing the external bus, or if the address of a nonexistent on-chip
peripheral module is specified.
transfers, settings of SAR[31:29] = 000 and DAR[31:29] = 000 are recommended.
R/W:
R/W:
Bit:
Bit:
R/W
R/W
31
23
—
—
· · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · ·
· · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · ·
· · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · · ·
R/W
30
—
R/W
29
—
Section 14 Direct Memory Access Controller (DMAC)
R/W
28
—
Rev.7.00 Oct. 10, 2008 Page 553 of 1074
R/W
27
—
R/W
26
—
REJ09B0366-0700
R/W
25
—
R/W
R/W
24
—
—
0