UPD70F3765GF-GAT-AX Renesas Electronics America, UPD70F3765GF-GAT-AX Datasheet - Page 303

no-image

UPD70F3765GF-GAT-AX

Manufacturer Part Number
UPD70F3765GF-GAT-AX
Description
MCU 32BIT V850ES/JX3-H 128-LQFP
Manufacturer
Renesas Electronics America
Series
V850ES/Jx3-Hr
Datasheet

Specifications of UPD70F3765GF-GAT-AX

Core Processor
RISC
Core Size
32-Bit
Speed
48MHz
Connectivity
CSI, EBI/EMI, I²C, UART/USART, USB
Peripherals
DMA, LVD, PWM, WDT
Number Of I /o
96
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
40K x 8
Voltage - Supply (vcc/vdd)
2.85 V ~ 3.6 V
Data Converters
A/D 12x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD70F3765GF-GAT-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
V850ES/JG3-H, V850ES/JH3-H
7.5.7
is set to 1. Each time the valid edge input to the TIAAnm pin has been detected, the count value of the 16-bit counter is
stored in the TAAnCCRm register, and the 16-bit counter is cleared to 0000H.
signal (INTTAAnCCm) occurs.
by using the TAAnIOC1 register.
clock is fixed to the TIAAn0 pin. At this time, clear the TAAnIOC1.TAAnIS1 and TAAnIOC1.TAAnIS0 bits to 00 (capture
trigger input (TIAAn0 pin): No edge detection).
R01UH0042EJ0400 Rev.4.00
Sep 30, 2010
In the pulse width measurement mode, 16-bit timer/event counter AA starts counting when the TAAnCTL0.TAAnCE bit
The interval of the valid edge can be measured by reading the TAAnCCRm register after a capture interrupt request
Select either the TIAAn0 or TIAAn1 pin as the capture trigger input pin. Specify “No edge detection” for the unused pins
When an external clock is used as the count clock, measure the pulse width of the TIAAn1 pin because the external
Pulse width measurement mode (TAAnMD2 to TAAnMD0 bits = 110)
trigger input)
trigger input)
TIAAn0 pin
TIAAn1 pin
Remark
(capture
(capture
n = 0 to 3, 5
m = 0, 1
Figure 7-39. Configuration in Pulse Width Measurement Mode
detector
detector
Edge
Edge
selection
TAAnCE bit
Count
clock
CHAPTER 7 16-BIT TIMER/EVENT COUNTER AA (TAA)
TAAnCCR0 register
(capture)
TAAnCCR1 register
Clear
16-bit counter
(capture)
INTTAAnOV
INTTAAnCC0
INTTAAnCC1
Page 303 of 1509
signal
signal
signal

Related parts for UPD70F3765GF-GAT-AX