78M6612-IMR/F Maxim Integrated Products, 78M6612-IMR/F Datasheet - Page 29

no-image

78M6612-IMR/F

Manufacturer Part Number
78M6612-IMR/F
Description
IC POWER MEASUREMENT AC 68-QFN
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of 78M6612-IMR/F

Mounting Style
SMD/SMT
Package / Case
QFN-68
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
78M6612-IMR/F/PD3
Quantity:
5 000
DS_6612_001
Timer/Counter Mode Control Register (PCON)
The SMOD bit in the PCON
1.4.8
The software watchdog timer is a 16-bit counter that is incremented once every 24 or 384 clock cycles.
After a reset, the watchdog timer is disabled and all registers are set to zero. The watchdog consists of a
16-bit counter (WDT), a reload register (WDTREL
the watchdog is started, it cannot be stopped unless the internal reset signal becomes active.
WD Timer Start Procedure: The WDT is started by setting the SWDT
Refreshing the WD Timer: The watchdog timer must be refreshed regularly to prevent the reset request
needs to be designed with special care in order to avoid unwanted WDT resets. Teridian strongly
discourages the use of the software WDT.
Rev. 1.2
enters the state 0x7CFF, an asynchronous WDTS signal will become active. The signal WDTS sets bit 6
in the IP0 register and requests a reset state. WDTS is cleared either by the reset signal or by changing
the state of the WDT timer.
signal from becoming active. This requirement imposes an obligation on the programmer to issue two
instructions. The first instruction sets WDT and the second instruction sets SWDT. The maximum delay
allowed between setting
been set, the WDT is automatically reset, otherwise the watchdog timer is reloaded with the content of
the WDTREL register and the WDT is automatically reset. Since the WDT requires exact timing, firmware
PCON[7]
Bit
WD Timer (Software Watchdog Timer)
Note: It is recommended to use the hardware watchdog timer instead of the software
watchdog timer.
MSB
SMOD
Symbol
SMOD
WDT and SWDT is 12 clock cycles. If this period has expired and SWDT has not
register doubles the baud rate when set.
Function
Baud rate control.
Table 19: The
), prescalers (by 2 and by 16), and control logic. Once
PCON Register
flag. When the WDT register
78M6612 Data Sheet
LSB
29

Related parts for 78M6612-IMR/F