TDA5230 Infineon Technologies, TDA5230 Datasheet - Page 81

no-image

TDA5230

Manufacturer Part Number
TDA5230
Description
IC RECEIVER ASK/FSK 28-TSSOP
Manufacturer
Infineon Technologies
Type
Receiverr
Datasheet

Specifications of TDA5230

Package / Case
28-TSSOP
Frequency
433MHz ~ 450MHz, 865MHz ~ 868MHz
Sensitivity
-111dBm
Data Rate - Maximum
20 kbps
Modulation Or Protocol
ASK, FSK
Applications
RKE, TPM, Security Systems
Current - Receiving
8mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Voltage - Supply
3 V ~ 3.6 V, 4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 105°C
Operating Frequency
870 MHz
Operating Supply Voltage
3.3 V, 5 V
Maximum Operating Temperature
+ 105 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Memory Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
SP000076520
TDA5230
TDA5230INTR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TDA5230
Manufacturer:
INF
Quantity:
9 999
Part Number:
TDA5230
Manufacturer:
NICHICON
Quantity:
5 192
Part Number:
TDA5230
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
TDA5230
Quantity:
4 800
Part Number:
TDA5230C3
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
TDA5230C3
Quantity:
50
Based on the recommended value of 3.5 bits for the RUNIN, the recommended setting
for SYSRTC0 = 0x87. This value is automatically used by the IAF TDA523x
Configuration Tool!
Dual:
ADDR:
1) the value should be set in T/16 steps
A Second important system parameter which must be considered, is the minimal Inter-
Frame Time (time in between two data frames). This time is equal to the T
a length of 2 bits. The EOM to PLL re-synchronization time is negligible (this time is T/16
bit), and the system delay T
synchronization only.
Note that the described Inter-Frame Time is based on the input pattern with equal signal
power in the following telegram, in other cases the Inter-Frame Time can vary from the
calculated value.
2.4.9.2
The Digital Receiver processes input signals from the digital FSK Demodulator as well
as from the A/D-converted output signal of the RSSI generator used for ASK modulated
data signals. Input selection of the Digital Receiver is done by a multiplexer, which is
controlled by the Master Control Unit via the control signal Modulation Type. An optional
Pre-Slicer Unit may be activated in certain ASK applications to further increase the
jammer performance of the receiver.
Data Sheet
7:0
Bit R/W Description
ASYSRCT0
W
0x76
Data Filter and Signal Detection
SYNCTO: Synchronization search time out
FFh: 15 15/16 bit
00h: 0 bit
&
0x96
& BSYSRCT0:
1
is irrelevant, because of the EOM signal is used for PLL re-
Synchronization search time out
77
1)
Functional Description
Reset Value: 0x00
Version 4.0, 2007-06-01
2
time and has
TDA523x

Related parts for TDA5230