TRC103 RFM, TRC103 Datasheet - Page 27

RFIC TRANSCEIVER MULTI-CHANNEL F

TRC103

Manufacturer Part Number
TRC103
Description
RFIC TRANSCEIVER MULTI-CHANNEL F
Manufacturer
RFM
Series
TRCr
Datasheet

Specifications of TRC103

Frequency
863MHz ~ 960MHz
Data Rate - Maximum
100kbps
Modulation Or Protocol
FSK, OOK
Applications
General Purpose
Power - Output
11dBm
Sensitivity
-112dBm
Voltage - Supply
2.1 V ~ 3.6 V
Current - Receiving
4mA
Current - Transmitting
30mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Operating Temperature
-40°C ~ 85°C
Package / Case
32-QFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Memory Size
-
Other names
583-1095-2
Multiple configuration register reads are also possible by sending a series of register addresses into the SPI port,
as shown in Figure 22.
3.11 SPI Data FIFO Interface
When the transceiver is used in Buffered or Packet data mode, data is written to and read from the FIFO through
the SPI interface. Two interrupts, IRQ0 and IRQ1, are used to manage the transfer procedure.
When the transceiver is operating in Buffered or Packet data mode, the FIFO interface is selected when
nSS_DATA is set to 0 and nSS_CONFIG is set to 1. SPI operations with the FIFO are similar to operations with
the configuration registers with two important exceptions. First, no addresses are used with the FIFO, only data
bytes are exchanged. Second, nSS_DATA must be toggled high and back low between data bytes when writing
to the FIFO or reading from the FIFO. Toggling nSS_DATA indexes the access pointer to each byte in the FIFO in
lieu of using explicit addressing. Figure 23 shows the timing diagram for a multiple-byte write sequence to the
TRC103 during transmit, and Figure 24 shows the timing for a multi-byte read sequence.
www.RFM.com
©2009-2010 by RF Monolithics, Inc.
E-mail:
info@rfm.com
Technical support +1.800.704.6079
Figure 22
Figure 23
Figure 24
TRC103 - 12/15/10
Page 27 of 64

Related parts for TRC103