TRC103 RFM, TRC103 Datasheet - Page 54

• Manufacturer Part Number: TRC103
• Description: RFIC TRANSCEIVER MULTI-CHANNEL F
• Manufacturer: RFM
• Series: TRCr

Specifications of TRC103

• Frequency: 863MHz ~ 960MHz
• Data Rate - Maximum: 100kbps
• Modulation Or Protocol: FSK, OOK
• Applications: General Purpose
• Power - Output: 11dBm
• Sensitivity: -112dBm
• Voltage - Supply: 2.1 V ~ 3.6 V
• Current - Receiving: 4mA
• Current - Transmitting: 30mA
• Data Interface: PCB, Surface Mount
• Antenna Connector: PCB, Surface Mount
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-QFN
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Memory Size: -
• Other names: 583-1095-2

Received bits are valid (clocked out) on Pin 20 on low-to-high clock transitions on Pin 22. The clock signal is con-
trolled by RXCFG12 bit 6. Setting this bit to 0 enables bit clocking and setting this bit to 1 disables bit clocking.
Clocking must be used for FSK transmissions. It is optional for OOK transmissions.
While clocking is optional for FSK and OOK reception, enabling clocking provides additional bit stream filtering
and regeneration, even if the clock signal is not used by the microcontroller. To effectively use the data and clock
recovery feature, data must be transmitted with a bit rate accuracy of better than ±2%, and a 1-0-1-0… training
preamble of at least 24 bits must be sent at the beginning of a transmission. When clocking is enabled, continu-
ous mode will optionally support the detection of a start-of-packet (start) pattern when receiving. The start pattern
must be generated by the host microcontroller when transmitting. Start pattern detection is enabled by setting
RXCFG12 bit 5 to 1. The length of the start pattern is set by RXCFG12 bits 4..3 as follows:
The number of allowed bit errors in the start pattern is configured by RXCFG12 bits 2..1 as follows:
For most applications, a start pattern length of 24 to 32 bits is recommended with the error tolerance set to none.
The start pattern is stored in registers SYNCFG16 through SYNCFG19. Received bits flow through a shift register
for pattern comparison with the most significant bit of SYNCFG16 compared to the earliest received bit and the
least significant bit of the last register (selected by the pattern length) compared to the last received bit. Pattern
detection is usually output on IRQ0, as discussed below. Refer to Figure 9 for pattern detection output timing. A
well designed pattern should contain approximately the same number of 1 and 0 bits to achieve DC-balance, it
should include frequent bit transitions, and it should be a pattern that is unlikely to occur in the encoded data fol-
lowing it.
As shown in Figure 19, two interrupt (control) outputs, IRQ0 and IRQ1, are provided by the TRC103 to coordinate
data flow to and from the host microcontroller. In Continuous data mode, one of two signals can be mapped to
IRQ0. This mapping is configured in register IRQCFG0D. Bits 7..6 select the signal for IRQ0 in the receive mode.
The mapping options for Continuous data mode are summarized in Table 72, where X denotes a don’t care bit
value. Note that IRQ1 always outputs DCLK in Continuous data mode when clocking is enabled.
www.RFM.com
©2009-2010 by RF Monolithics, Inc.
E-mail:
[e-mail]
RXCFG12 bits 4..3
RXCFG12 bits 2..1
Technical support +1.800.704.6079
00
01
10
11
00
01
10
11
Table 70
Table 71
Error Tolerance
Pattern Length
16 bits
24 bits
32 bits
8 bits
2 bits
3 bits
none
1 bit
TRC103 - 12/15/10
Page 54 of 64