FW82801DB S L66K Intel, FW82801DB S L66K Datasheet - Page 290

no-image

FW82801DB S L66K

Manufacturer Part Number
FW82801DB S L66K
Description
Manufacturer
Intel
Datasheet

Specifications of FW82801DB S L66K

Lead Free Status / RoHS Status
Supplier Unconfirmed
Hub Interface to PCI Bridge Registers (D30:F0)
8.1.31
290
ERR_STS—Error Status Register (HUB-PCI—D30:F0)
Offset Address:
Default Value:
Lockable:
This register records the cause of system errors in Device 30. The actual assertion of SERR# is
enabled via the PCI Command register.
Bit
7:3
1:0
2
Reserved
SERR# Due to Received Target Abort (SERR_RTA) — R/W.
0 = Software clears this bit by writing a 1 to it.
1 = The Intel
Reserved
also generate an SERR# when SERR_RTA is set.
92h
00h
No
®
ICH4 sets this bit when the ICH4 receives a target abort. If SERR_EN, the ICH4 will
Description
Attribute:
Size:
Power Well:
Intel
R/W
8 bit
Core
®
82801DB ICH4 Datasheet

Related parts for FW82801DB S L66K