FW82801DB S L66K Intel, FW82801DB S L66K Datasheet - Page 407

no-image

FW82801DB S L66K

Manufacturer Part Number
FW82801DB S L66K
Description
Manufacturer
Intel
Datasheet

Specifications of FW82801DB S L66K

Lead Free Status / RoHS Status
Supplier Unconfirmed
11.2
Intel
®
Table 11-2. USB I/O Registers
82801DB ICH4 Datasheet
USB I/O Registers
Some of the read/write register bits which deal with changing the state of the USB hub ports
function such that on read back they reflect the current state of the port, and not necessarily the
state of the last write to the register. This allows the software to poll the state of the port and wait
until it is in the proper state before proceeding. A Host controller reset, Global reset, or Port reset
will immediately terminate a transfer on the affected ports and disable the port. This affects the
USBCMD register, bit [4] and the PORTSC registers, bits [12, 6, 2]. See individual bit descriptions
for more detail.
NOTES:
1. These registers are Word writable only. Byte writes to these registers have unpredictable effects.
0D–0Fh
00–01h
02–03h
04–05h
06–07h
08–0Bh
12–13h
14–17h
10–11h
Offset
0Ch
FRBASEADD
Mnemonic
PORTSC0
PORTSC1
USBCMD
USBINTR
SOFMOD
USBSTS
FRNUM
USB Command
USB Status
USB Interrupt Enable
USB Frame Number
USB Frame List Base Address
USB Start of Frame Modify
Reserved
Port 0 Status/Control
Port 1 Status/Control
Reserved
Register
USB UHCI Controllers Registers
Undefined
Default
0000h
0020h
0000h
0000h
0080h
0080h
40h
0
0
R/WC, R/W,
R/WC, R/W,
R/W
R/WC
RO
RO
Type
R/W
R/W
R/W
R/W
RO
RO
(1)
(1)
(1)
407

Related parts for FW82801DB S L66K