AD9979BCPZ Analog Devices Inc, AD9979BCPZ Datasheet - Page 12

IC PROCESSOR CCD 14BIT 48-LFCSP

AD9979BCPZ

Manufacturer Part Number
AD9979BCPZ
Description
IC PROCESSOR CCD 14BIT 48-LFCSP
Manufacturer
Analog Devices Inc
Type
CCD Signal Processor, 14-Bitr
Datasheet

Specifications of AD9979BCPZ

Input Type
Logic
Output Type
Logic
Interface
3-Wire Serial
Current - Supply
48mA
Mounting Type
Surface Mount
Package / Case
48-LFCSP
Supply Voltage Range
1.6V To 2V, 1.6V To 3.6V, 2.7V To 3.6V
Operating Temperature Range
-25°C To +85°C
Digital Ic Case Style
LFCSP
No. Of Pins
48
Svhc
No SVHC (18-Jun-2010)
Package /
RoHS Compliant
Ic Function
14-bit CCD Signal Processor With Precision Timing Core
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9979BCPZ
Manufacturer:
ADI
Quantity:
1 095
Part Number:
AD9979BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9979BCPZRL
Manufacturer:
VISHAY
Quantity:
4 276
AD9979
THEORY OF OPERATION
Figure 12 shows the typical application for the AD9979. The
CCD output is processed by the AFE circuitry of the AD9979,
which consists of a CDS, a VGA, a black-level clamp, and an
ADC. The digitized pixel information is sent to the digital
image processor chip, which performs the post-processing and
compression. To operate the CCD, all CCD timing parameters
are programmed into the AD9979 from the system ASIC, through
the 3-wire serial interface. From the system master clock, CLI,
provided by the image processor or an external crystal, the
AD9979 generates the horizontal clocks of the CCD and all
internal AFE clocks.
CCD
CLI
HD
VD
H1 TO H4, HL, RG
V DRIVER
GPO1, GPO2
CCDINM/
CCDINP
INTERFACE
Figure 12. Typical Application
SERIAL
INTEGRATED
MAX VD LENGTH IS 8192 LINES
AD9979
AFE + TD
V1 > Vx, VSG1 > VSGx, SUBCK
D0 TO D13
HD, VD
CLI
MAX HD LENGTH IS 8192 PIXELS
DIGITAL IMAGE
PROCESSING
ASIC
Figure 14. Maximum VD and HD Dimensions
Rev. C | Page 12 of 56
All AD9979 clocks are synchronized with VD and HD inputs.
All of the horizontal pulses (CLPOB, PBLK, and HBLK) of the
AD9979 are programmed and generated internally.
The H drivers for H1 to H4 and RG are included in the AD9979,
allowing these clocks to be directly connected to the CCD.
The H-drive voltage of 3 V is supported in the AD9979.
Figure 13 and Figure 14 show the maximum horizontal and
vertical counter dimensions for the AD9979.These counters
control all internal horizontal and vertical clocking, to specify
line and pixel locations. The maximum HD length is 8191 pixels
per line, and the maximum VD length is 8192 lines per field.
Figure 13. Maximum Dimensions for Vertical and Horizontal Counters
13-BIT HORIZONTAL = 8192 PIXELS MAX
13-BIT VERTICAL = 8192 LINES MAX

Related parts for AD9979BCPZ