AD9979BCPZ Analog Devices Inc, AD9979BCPZ Datasheet - Page 16

• Manufacturer Part Number: AD9979BCPZ
• Description: IC PROCESSOR CCD 14BIT 48-LFCSP
• Manufacturer: Analog Devices Inc
• Type: CCD Signal Processor, 14-Bitr

Specifications of AD9979BCPZ

• Input Type: Logic
• Output Type: Logic
• Interface: 3-Wire Serial
• Current - Supply: 48mA
• Mounting Type: Surface Mount
• Package / Case: 48-LFCSP
• Supply Voltage Range: 1.6V To 2V, 1.6V To 3.6V, 2.7V To 3.6V
• Operating Temperature Range: -25°C To +85°C
• Digital Ic Case Style: LFCSP
• No. Of Pins: 48
• Svhc: No SVHC (18-Jun-2010)
• Package /: RoHS Compliant
• Ic Function: 14-bit CCD Signal Processor With Precision Timing Core
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD9979
HORIZONTAL CLAMPING AND BLANKING
The horizontal clamping and blanking pulses of the AD9979 are
fully programmable to suit a variety of applications. Individual
control is provided for CLPOB, PBLK, and HBLK during the
different regions of each field. This allows the dark-pixel clamping
and blanking patterns to be changed at each stage of the readout
to accommodate the different image transfer timing and high
speed line shifts.
Individual CLPOB and PBLK Patterns
The AFE horizontal timing consists of CLPOB and PBLK,
as shown in Figure 21. These two signals are independently
programmed using the registers in Table 10. The start polarity
for the CLPOB (PBLK) signal is CLPOB_POL (PBLK_POL),
and the first and second toggle positions of the pulse are
CLPOBx_TOG1 (PBLKx_TOG1) and CLPOBx_TOG2
(PBLKx_TOG2), respectively. Both signals are active low
and need to be programmed accordingly.
Two separate patterns for CLPOB and PBLK can be programmed
for each H-pattern, CLPOB0, CLPOB1, PBLK0, and PBLK1.
The CLPOB_PAT and PBLK_PAT field registers select which
of the two patterns are used in each field.
CLPOB
HD
CLPOB
PROGRAMMABLE SETTINGS:
1
2
3
VD
START POLARITY (CLAMP AND BLANK REGION ARE ACTIVE LOW).
FIRST TOGGLE POSITION.
SECOND TOGGLE POSITION.
PBLK
HD
1
0
1
2
2
CLPOBMASKSTART1 = 6
ACTIVE
3
NO CLPOB SIGNAL
FOR LINES 6 TO 8
Figure 21. Clamp and Preblank Pulse Placement
CLPOBMASKEND1 = 8
Figure 22. CLPOB Masking Example
Rev. C | Page 16 of 56
CLPOBMASKSTART2 = CLPOBMASKEND2 = 600
Figure 32 shows how the sequence change positions divide the
readout field into different regions. By assigning a different
H-pattern to each region, the CLPOB and PBLK signals can
change with each change in the vertical timing.
CLPOB and PBLK Masking Area
Additionally, the AD9979 allows the CLPOB and PBLK signals
to be disabled during certain lines in the field, without changing
any of the existing pattern settings. There are three sets of start
and end registers for both CLPOB and PBLK that allows the
creation of up to three masking areas for each signal.
For example, to use the CLPOB masking, program the
CLPOBMASKSTARTx and CLPOBMASKENDx registers to
specify the starting and ending lines in the field where the
CLPOB patterns are to be ignored. Figure 22 illustrates this
feature.
The masking registers are not specific to a certain H-pattern;
they are always active for any existing field of timing. To disable
the CLPOB and PBLK masking feature, set these registers to the
maximum value of 0x1FFF.
Note that to disable CLPOB and PBLK masking during
power-up, it is recommended to set CLPOBMASKSTARTx
(PBLKMASKSTARTx) to 8191 and CLPOBMASKENDx
(PBLKMASKENDx) to 0. This prevents any accidental masking
caused by different register update events.
597 598
NO CLPOB SIGNAL
FOR LINE 600
ACTIVE