AD9979BCPZ Analog Devices Inc, AD9979BCPZ Datasheet - Page 28

IC PROCESSOR CCD 14BIT 48-LFCSP

AD9979BCPZ

Manufacturer Part Number
AD9979BCPZ
Description
IC PROCESSOR CCD 14BIT 48-LFCSP
Manufacturer
Analog Devices Inc
Type
CCD Signal Processor, 14-Bitr
Datasheet

Specifications of AD9979BCPZ

Input Type
Logic
Output Type
Logic
Interface
3-Wire Serial
Current - Supply
48mA
Mounting Type
Surface Mount
Package / Case
48-LFCSP
Supply Voltage Range
1.6V To 2V, 1.6V To 3.6V, 2.7V To 3.6V
Operating Temperature Range
-25°C To +85°C
Digital Ic Case Style
LFCSP
No. Of Pins
48
Svhc
No SVHC (18-Jun-2010)
Package /
RoHS Compliant
Ic Function
14-bit CCD Signal Processor With Precision Timing Core
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9979BCPZ
Manufacturer:
ADI
Quantity:
1 095
Part Number:
AD9979BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9979BCPZRL
Manufacturer:
VISHAY
Quantity:
4 276
AD9979
Table 16. GPO Registers (Address 0x52 to Address 0x59)
Name
GP1_PROTOCOL
GP2_PROTOCOL
GP_LINE_MODE
GPx_POL
GPO_OUTPUT_EN
SEL_GPOx
SEL_HS_GPOx
HBLK_EXT
GP_LUT_EN
GP12_LUT
GPTx_TOGy_FIELD
GPTx_TOGy_LINE
GPTx_TOGy_PIXEL
1
2
The variable x represents the general-purpose output, 1 or 2.
The variable y represents the toggle, 1 or 2.
1
1
1
1, 2
1, 2
1, 2
Length
2 bits
2 bits
2 bits
2 bits
2 bits
2 bits
2 bits
1 bit
2 bits
4 bits
4 bits
13 bits
13 bits
Range
0 to 3
0 to 3
Off/on
Low/high
Off/on
0 to 3
0 to 3
Off/on
Logic setting
0 to 15
0 to 8191
0 to 8191
0x0 = idle.
0x2 = link to primary counter.
0x3 = primary repeat. Allows GP signals to repeat with RapidShot.
Enables general-purpose output signals on every line.
0 = disable.
1 = enable.
1 = enable GPO1 to GPO2 outputs (1 bit per output).
0 = use GP toggles.
1 = use CLPOB.
2 = use PBLK.
3 = use high speed timing signal.
0 = use delayed CLI.
1 = use delayed ADC output latch clock.
2 = use delayed SHD sample clock.
3 = use delayed SHP sample clock.
1 = enable external HBLK signal to be input to GPO2 pin.
0 = disabled.
Desired logic to be realized on GPO1 combined with GPO2. Example logic settings
for GP12_LUT:
0x6 = GPO1 XOR GPO2 (See Figure 41).
0x7 = GPO1 NAND GPO2.
0x8 = GPO1 AND GPO2.
0xE = GPO1 OR GPO2.
Pixel of activity for toggle.
Description
0x1 = manual, no counter association.
Starting polarity for general-purpose signals. Only updated during PROTOCOL = 1.
0 = disable GPOx. Output pins are in high-Z state (default).
Select signal for GPO output.
Select GPO output high speed timing signal used.
Field of activity, relative to primary counter for toggle.
Line of activity for toggle.
Rev. C | Page 28 of 56

Related parts for AD9979BCPZ