AD9979BCPZ Analog Devices Inc, AD9979BCPZ Datasheet - Page 49

IC PROCESSOR CCD 14BIT 48-LFCSP

AD9979BCPZ

Manufacturer Part Number
AD9979BCPZ
Description
IC PROCESSOR CCD 14BIT 48-LFCSP
Manufacturer
Analog Devices Inc
Type
CCD Signal Processor, 14-Bitr
Datasheet

Specifications of AD9979BCPZ

Input Type
Logic
Output Type
Logic
Interface
3-Wire Serial
Current - Supply
48mA
Mounting Type
Surface Mount
Package / Case
48-LFCSP
Supply Voltage Range
1.6V To 2V, 1.6V To 3.6V, 2.7V To 3.6V
Operating Temperature Range
-25°C To +85°C
Digital Ic Case Style
LFCSP
No. Of Pins
48
Svhc
No SVHC (18-Jun-2010)
Package /
RoHS Compliant
Ic Function
14-bit CCD Signal Processor With Precision Timing Core
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9979BCPZ
Manufacturer:
ADI
Quantity:
1 095
Part Number:
AD9979BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9979BCPZRL
Manufacturer:
VISHAY
Quantity:
4 276
Address
53
54
55
56
57
58
59
5A to 5F
1
2
3
See Address 52, Bits[1:0] for setting options.
See Address 53, Bits[3:2] for setting options.
See Address 53, Bits[7:6] for setting options.
Data
Bits
[1:0]
[3:2]
[5:4]
[7:6]
[9:8]
[10]
[27:11]
[3:0]
[12:4]
[25:13]
[27:26]
[12:0]
[16:13]
[27:19]
[12:0]
[25:13]
[27:25]
[3:0]
[12:4]
[25:13]
[27:26]
[12:0]
[16:13]
[27:19]
[12:0]
[25:13]
[27:25]
[27:0]
Default
Value
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Update
Type
VD
VD
VD
VD
VD
VD
VD
Name
GPO_OUTPUT_EN
SEL_GPO1
SEL_GPO2
SEL_HS_GPO1
SEL_HS_GPO2
HBLK_EXT
Unused
GPT1_TOG1_FIELD
Unused
GPT1_TOG1_LINE
Unused
GPT1_TOG1_PIXEL
GPT1_TOG2_FIELD
Unused
GPT1_TOG2_LINE
GPT1_TOG2_PIXEL
Unused
GPT2_TOG1_FIELD
Unused
GPT2_TOG1_LINE
Unused
GPT2_TOG1_PIXEL
GPT2_TOG2_FIELD
Unused
GPT2_TOG2_LINE
GPT2_TOG2_PIXEL
Unused
Unused
Rev. C | Page 49 of 56
Description
Enable both GPOs.
0 = both disabled.
3 = both enabled.
Select signal for GPO1 output.
0 = GPO.
1 = CLPOB.
2 = PBLK.
3 = DLL_SIGNAL_GPO.
Select signal for GPO2 output.
Select which high speed timing signal is used for GPO1 output.
0 = delayed CLI.
1 = delayed ADC output latch clock.
2 = delayed SHD sample clock.
3 = delayed SHP sample clock.
Select which high speed timing signal is used for GPO2 output.
Enable external HBLK signal to be an input to GPO2.
Set unused bits to 0 if accessed.
General-Purpose Signal 1, first toggle position, field location.
Set unused bits to 0 if accessed.
General-Purpose Signal 1, first toggle position, line location.
Set unused bits to 0 if accessed.
General-Purpose Signal 1, first toggle position, pixel location.
General-Purpose Signal 1, second toggle position, field location.
Set unused bits to 0 if accessed.
General-Purpose Signal 1, second toggle position, line location.
General-Purpose Signal 1, second toggle position, pixel location.
Set unused bits to 0 if accessed.
General-Purpose Signal 2, first toggle position, field location.
Set unused bits to 0 if accessed.
General-Purpose Signal 2, first toggle position, line location.
Set unused bits to 0 if accessed.
General-Purpose Signal 2, first toggle position, pixel location.
General-Purpose Signal 2, second toggle position, field location.
Set unused bits to 0 if accessed.
General-Purpose Signal 2, second toggle position, line location.
General-Purpose Signal 2, second toggle position, pixel location.
Set unused bits to 0 if accessed.
Set unused registers to 0 if accessed.
2
AD9979
3

Related parts for AD9979BCPZ