ATtiny28L Atmel Corporation, ATtiny28L Datasheet - Page 13

no-image

ATtiny28L

Manufacturer Part Number
ATtiny28L
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATtiny28L

Flash (kbytes)
2 Kbytes
Pin Count
28
Max. Operating Frequency
4 MHz
Cpu
8-bit AVR
Hardware Qtouch Acquisition
No
Max I/o Pins
11
Ext Interrupts
10
Usb Speed
No
Usb Interface
No
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
0.03
Self Program Memory
NO
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
1
32khz Rtc
No
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATtiny28L-1AC
Manufacturer:
ATMEL
Quantity:
1 187
Part Number:
ATtiny28L-1AI
Manufacturer:
ATMEL
Quantity:
2 840
Part Number:
ATtiny28L-4AC
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATtiny28L-4AC
Manufacturer:
ATMEL
Quantity:
31 007
Part Number:
ATtiny28L-4AI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATtiny28L-4AI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny28L-4AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATtiny28L-4AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATtiny28L-4AUR
Manufacturer:
ATMEL
Quantity:
4 759
Part Number:
ATtiny28L-4MU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny28L-4PC
Manufacturer:
EPCOS
Quantity:
3 000
Part Number:
ATtiny28L-4PC
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATtiny28L-4PI
Quantity:
479
Part Number:
ATtiny28L-4PU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Memory Access and
Instruction Execution
Timing
Flash Program Memory
1062F–AVR–07/06
Constant byte address is specified by the Z-register contents. The 15 MSBs select word
address (0 - 1K), and LSB selects low byte if cleared (LSB = 0) or high byte if set (LSB =
1).
This section describes the general access timing concepts for instruction execution and
internal memory access.
The AVR CPU is driven by the System Clock, directly generated from the external clock
crystal for the chip. No internal clock division is used.
Figure 14 shows the parallel instruction fetches and instruction executions enabled by
the Harvard architecture and the fast-access register file concept. This is the basic pipe-
lining concept to obtain up to 1 MIPS per MHz with the corresponding unique results for
functions per cost, functions per clocks and functions per power unit.
Figure 14. The Parallel Instruction Fetches and Instruction Executions
Figure 15 shows the internal timing concept for the register file. In a single clock cycle
an ALU operation using two register operands is executed, and the result is stored back
to the destination register.
Figure 15. Single Cycle ALU Operation
The ATtiny28 contains 2K bytes of on-chip Flash memory for program storage. Since all
instructions are single 16-bit words, the Flash is organized as 1K x 16 words. The Flash
memory has an endurance of at least 1,000 write/erase cycles.
The ATtiny28 program counter is 10 bits wide, thus addressing the 1K word Flash pro-
gram memory. See “Programming the Flash” on page 47 for a detailed description of
Flash data downloading.
2nd Instruction Execute
3rd Instruction Execute
1st Instruction Execute
Register Operands Fetch
ALU Operation Execute
2nd Instruction Fetch
3rd Instruction Fetch
4th Instruction Fetch
1st Instruction Fetch
Total Execution Time
System Clock Ø
Result Write Back
System Clock Ø
T1
T1
T2
T2
T3
ATtiny28L/V
T3
T4
T4
13

Related parts for ATtiny28L